※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.
A Design of Whole-chip ESD Protection Circuit with SCR-based I/O and LIGBT-based Power Clamp
A Time-based Transceiver Front-end Circuit with 1-tap IIR DFE and Relaxed Termination for Short-reach PCB Interconnect
The Fabrication of Floating Gate CMUT with Multi Cantilevers and Its Failure Analysis
Dynamic Memory Access Control for Accelerating FPGA-based Image Processing
Low Frequency Noise Modeling and SPICE Implementation of Nanoscale MOSFETs
Multi Look-up Table FPGA Reverse Engineering with Bitstream Extraction and Multiple PIP/PLP Matching
Ferroelectricity in Al2O3/Hf0.5Zr0.5O2 Bilayer Stack: Role of Dielectric Layer Thickness and Annealing Temperature
A Low-luminance Compensation Current Driver for AMOLED Displays
A 62.6-pJ/Conversion Temperature Sensor with a Capacitor Voltage Division
Photoresponsivity Enhancement of AlGaN/GaN Heterojunction Phototransistor with ZnO Nanodot Coating Layer