※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.
A Simple Timing-skew Calibration using Flip-flops for Time-interleaved ADCs
A Low-power DRAM Controller ASIC with a 36% Reduction in Average Active Power by Increasing On-die Termination Resistance
Low Power RF Interface of the Near-field Communications Tag IC for Sensors
An 11-bit 160-MS/s Non-binary C-based SAR ADC with a Partially Monotonic Switching Scheme
Review of Short-circuit Protection Circuits for SiC MOSFETs
Design of an Approximate Adder based on Modified Full Adder and Nonzero Truncation for Machine Learning