※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.
Effects of Pillar Conditions on DC/AC Characteristics of Tunnel Field-effect Transistor with Vertical Structures
A Low-overhead Solution for Obfuscating Scan Data Against Scan-based Side-channel Attacks
A Non-binary C-R Hybrid DAC for 12 b 100 MS/s CMOS SAR ADCs with Fast Residue Settling
A Wideband Sub-GHz Receiver Front-end Supporting High Sensitivity and Selectivity Mode
All-directional Electrostatic-discharge Protection Circuit with High Area-efficiency
A 24 GHz CMOS Receiver Front-end for In-Cabin Radar Systems
An Integrated Circuit for Biphasic Pulse Generator with Variable Parameters
High-PSRR Low-dropout Regulator with Fast Transient Response Time and Low Output Peak Voltage