Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2023-04 (Vol.23 No.02)
  4. 10.5573/JSTS.2023.23.2.89
XML PDF INFO REF

References

1 
J. Son and Y. Jang, “A 10-bit 10-MS/s Asynchronous SAR ADC with Input Offset Calibration using Capacitor DAC,” J. Semiconductor Technology and Science, Vol. 20, No. 6, pp. 518-525, Dec. 2020.DOI
2 
I. Yeo and B. Lee, “A 12-bit 40 MS/s SAR ADC with Digital Foreground Self-calibration for Capacitor Mismatches,” J. Semiconductor Technology and Science, Vol. 20, No. 01, pp. 105-118, Feb. 2020.DOI
3 
L. Kull et al., “A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS,” in IEEE Journal of Solid-State Circuits, vol. 48, no. 12, pp. 3049-3058, Dec. 2013, doi: 10.1109/JSSC.2013.2279571.DOI
4 
M. El-Chammas and B. Murmann, “General Analysis on the Impact of Phase-Skew in Time-Interleaved ADCs,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 5, pp. 902-910, May 2009, doi: 10.1109/TCSI.2009. 2015206.DOI
5 
S. Lee, A. P. Chandrakasan and H. Lee, “22.4 A 1GS/s 10b 18.9mW time-interleaved SAR ADC with background timing-skew calibration,” 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014, pp. 384-385, doi: 10.1109/ISSCC.2014.6757480.URL
6 
M. El-Chammas and B. Murmann, “A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration,” in IEEE Journal of Solid-State Circuits, vol. 46, no. 4, pp. 838-847, April 2011, doi: 10.1109/JSSC.2011.2108125.DOI
7 
H. -W. Kang, H. -K. Hong, S. Park, K. -J. Kim, K. -H. Ahn and S. -T. Ryu, “A Sign-Equality-Based Background Timing-Mismatch Calibration Algorithm for Time-Interleaved ADCs,” in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 63, no. 6, pp. 518-522, June 2016, doi: 10.1109/TCSII.2016.2530819.DOI
8 
M. Guo, J. Mao, S. -W. Sin, H. Wei and R. P. Martins, “A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR With Fully-Digital Timing-Skew Calibration Based on Digital-Mixing,” 2019 Symposium on VLSI Circuits, 2019, pp. C76-C77, doi: 10.23919/VLSIC.2019.8778077.DOI
9 
J. Song, K. Ragab, X. Tang and N. Sun, “A 10-b 800-MS/s Time-Interleaved SAR ADC With Fast Variance-Based Timing-Skew Calibration,” in IEEE Journal of Solid-State Circuits, vol. 52, no. 10, pp. 2563-2575, Oct. 2017, doi: 10.1109/JSSC.2017.2713523.DOI
10 
J. Liu, C. Chan, S. Sin, U. Seng-Pan and R. P. Martins, “Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 2, pp. 481-485, Feb. 2019, doi: 10.1109/TVLSI.2018. 2874772.DOI
11 
R. Nonis, E. Palumbo, P. Palestri and L. Selmi, “A Design Methodology for MOS Current-Mode Logic Frequency Dividers,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 2, pp. 245-254, Feb. 2007, doi: 10.1109/TCSI.2006.885999.DOI