※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.
Novel Process Technologies of a Deep-submicron MOSFET for the High Packing Density of Circuits
A Reference Clock Doubler with Fully Digital Duty-cycle Error Correction Controller
A 320-MS/s 2-b/cycle Second-order Noise-shaping SAR ADC
Transistor Count Reduction Technique for Clockfree Null-convention Arithmetic Logic Circuits