Mobile QR Code QR CODE

REFERENCES

1 
Yu B., Wann C., Nowak E. D., Noda K., Hu C., Apr 1997, Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET’s, IEEE Trans. Electron. Dev., Vol. 44, No. 4, pp. 627-634DOI
2 
Sharma S., Kumar P., Jun 2008, Optimizing Effective Channel Length to Minimize Short Channel Effects in Sub-50nm Single/Double Gate SOI MOSFETs, J. Semi. Tech & Sci., Vol. 8, No. 2, pp. 170-177DOI
3 
Omura Y., Konishi H., Yoshimoto K., Dec 2008, Impact of Fin Aspect Ratio oon Short-Channel Control and Drivability of Multiple-Gate SOI MOSFETs, J. Semi. Tech & Sci., Vol. 8, No. 4, pp. 302-310DOI
4 
Bohara P., Vishvakarma S. K., Jan 2019, NAND flash memory device with ground plane in buried oxide for reduced short channel effects and improved data retention, J. Computational Elect., Vol. 18, pp. 500-508DOI
5 
Lerch W., Paul S., Niess J., McCoy S., Selinger T., Gelpey J., Cristiano F., Severac F., Gavelle M., Boninelli S., Pichler P., Bolze D., Dec 2005, Advanecd activation of ultra-shallow junctions using flash-assisted RTP, Mater. Sci. & Eng. B, Vol. 124-125, pp. 24-31DOI
6 
Chui C. O., Kulig L., Moran J., Tsai W., 2005, Germanium n-type shallow junction activation dependences, Appl. Phys. Lett., Vol. 87, pp. 091909-1-091909-3DOI
7 
Do S.-W., Kong S., Lee Y.-H., Oh J.-G., Lee J.-K., Ju M.-A., Jeon S.-J., Ku J.-C., Jan 2009, Ultra-shallow Junction Formation Using Plasma Doping and Excimer Laser Annealing for Nano-technology CMOS Applications, J. Korean. Phys. Soc., Vol. 55, No. 3, pp. 1065-1069Google Search
8 
Xu P., Fu C., Hu C., Zhang D. W., Wu D., Luo J., Zhao C., Zhang Z.-B., Zhang S.-L., Aug 2013, Ultra-shallow junctions formed using microwave annealing, Appl. Phys. Lett., Vol. 102, pp. 122114-1-122114-3DOI
9 
Baik S. G., Kwon D. J., Kang H. K., Jang J. E., Jang J. W., Kim Y. S., Kwon H. J., 2020, Conformal and Ultra Shallow Junction Formation Achieved Using a Pulsed-Laser Annealing Process Integrated With a Modified Plasma Assisted Doping Method, IEEE Access, Vol. 8, pp. 172166-172174DOI
10 
Deng F., Johnson R. A., Asbeck P. M., Lau S. S., Dubbelday W. B., Hsiao T., Woo J., Jun 1997, Salicidation process using NiSi and its device application, J. Appl. Phys., Vol. 81, No. 12, pp. 8047-8051DOI
11 
Lee P. S., Pey K. L., Mangelinck D., Ding J., Chi D. Z., L Chan , Dec 2001, New Salicidation technology with Ni(Pt) alloy for MOSFETs, IEEE Electron Dev. Lett., Vol. 22, No. 12, pp. 568-570DOI
12 
Tarighat R. S., pp 244-250 Jan 2021, Low-Temperature Self-Aligned-Silicide-Capable Transistor Process Using Solid-Phase-Epitaxy and Lift-Off for Hybrid Substrates, IEEE Trans. Electron Dev., Vol. 68, No. 1, pp. 244-250Google Search
13 
Ekstrom M., Ferrario A., Zetterling C.-M., Feb 2019, Investigation of a Self-Aligned Cobalt Silicide Process for Ohmic Contacts to Silicon Carbide, J. Elect. Mat., Vol. 48, No. 4, pp. 2509-2516DOI