※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.
[REGULAR PAPER] Area-efficient Transposable Crossbar Synapse Memory Using 6T SRAM Bit Cell for Fast Online Learning of Neuromorphic Processors
[REGULAR PAPER] Area-optimized RVDT/LVDT Signal Conditioner Based-on CORDIC
[LETTER] Employing Linear Feedback Shift Register as a New Hardware Trojan and Extending ML-FASTrust Method as its Detection Algorithm
[LETTER] High-efficiency Low-latency NTT Polynomial Multiplier for Ring-LWE Cryptography