Vaidyanathan. K., May 2014, Efficient and secure intellectual property (IP) design with split fabrication, Proc. HOST, pp. 13-18

Imeson F., Emtenan A., Garg S., Tripunitara M. V., 2013, Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation, Proc. USENIX Security, pp. 495-510

Waksman A., Suozzo M., Sethumadhavan S., 2013, FANCI: Identification of stealthy malicious logic using Boolean functional analysis, Proc. ACM SIGSAC Conf. Comput. Commun. Security, pp. 697-708

Zhang J., Yuan F., Wei L., Liu Y., Xu Q., Jul 2015, VeriTrust: Verification for hardware trust, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 34, No. 7, pp. 1148-1161

Syed Kamran Haider, Jin Chenglu, van Dijk Marten, 2017, Advancing the state-of-the-art in hardware trojans design., IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), IEEE

Armaiti Ardeshiricham, 2017, Register transfer level information flow tracking for provably secure hardware design., Design, Automation & Test in Europe Conference & Exhibition (DATE), IEEE

Chen X., July 2018, Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multilevel Feature Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 37, No. 7, pp. 1370-1383

Zhang J., Yuan F., Xu Q., 2014, DeTrust: Defeating hardware trust verification with stealthy implicitly-triggered hardware trojans, Proc. ACM SIGSAC Conf. Comput. Commun. Security, pp. 153-166

Tehranipoor M., Forte D., Aug 2016, Trust-Hub [online], Available: https://www.trust-hub.org/ benchmarks.php

Snyder W., June 2004, Verilator [online], Available: https://www.veripool.org/wiki/verilator