Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-02 (Vol.25 No.01)
  4. 10.5573/JSTS.2025.25.1.94
XML PDF INFO REF

References

1 
M. A. Akram, I.-C. Hwang, and S. Ha, ``Architectural advancement of digital low-dropout regulators,'' IEEE Access, vol. 8, pp. 137838-137855, Jul. 2020.DOI
2 
J. Silva-Martinez, X. Liu, and D. Zhou, ``Recent advances on linear low-dropout regulators,'' IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 68, no. 2, pp. 568-573, Feb. 2021.DOI
3 
A. P. Patel and G. A. Rincon-Mora, ``High power-supply-rejection (PSR) current-mode low-dropout (LDO) regulator,'' IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 11, pp. 868-873, Nov. 2010.DOI
4 
J. S. Kim, K. Javed and J. Roh, ``Design of a Low Power and Area-Efficient LDO Regulator Using a Negative-R-Assisted Technique,'' IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 70, no. 10, pp. 3892-3896, Oct. 2023.DOI
5 
M. Ho, J. Guo, K. H. Mak, W. L. Goh, S. Bu, Y. Zheng, X. Tang, and K. N. Leung, ``A CMOS low-dropout regulator with dominant-pole substitution,'' IEEE Trans. Power Electron., vol. 31, no. 9, pp. 6362-6371, Sep. 2016.DOI
6 
H. Park, W. Jung, M. Kim, and H.-M. Lee, ``A wide-load-range and high-slew capacitor-less NMOS LDO with adaptive-gain nested Miller compensation and pre-emphasis inverse biasing,'' IEEE Journal of Solid-State Circuits, vol. 58, no. 10, pp. 2696-2708, Oct. 2023.DOI
7 
H. Park, et al., ``A 0.3V-VIN, 0.015ps-FoM fully integrated analog-assisted digital LDO with dual-negative gate control and adaptive transient recovery path,'' IEEE Transactions on Power Electronics, vol. 38, no. 1, pp. 85-89, Jan. 2023.DOI
8 
J.-G. Kang, J. Park, M.-G. Jeong, and C. Yoo, ``Digital low-dropout regulator with voltage-controlled oscillator based control,'' IEEE Trans. Power Electron., vol. 37, no. 6, pp. 6951-6961, Jun. 2022.DOI
9 
A. Singh et al., ``A digital low-dropout regulator with autotuned PID compensator and dynamic gain control for improved transient performance under process variations and aging,'' IEEE Trans. Power Electron., vol. 35, no. 3, pp. 3242-3253, Mar. 2020.DOI
10 
M. A. Akram, W. Hong, and I.-C. Hwang, ``Fast transient fully standard-cell-based all digital low-dropout regulator with 99.97\% current efficiency,'' IEEE Trans. Power Electron., vol. 33, no. 9, pp. 8011-8019, Sep. 2018.DOI
11 
S. J. Yun, J. S. Yun, and Y. S. Kim, ``Capless LDO regulator achieving $-76$ dB PSR and 96.3 fs FOM,'' IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 64, no. 10, pp. 1147-1151, Oct. 2017.DOI
12 
Y. Song, J. Oh, S.-Y. Cho, D.-K. Jeong, and J.-E. Park, ``A fast droop-recovery event-driven digital LDO with adaptive linear/binary two-step search for voltage regulation in advanced memory,'' IEEE Transactions on Power Electronics, vol. 37, no. 2, pp. 1189-1194, Feb. 2022.DOI
13 
M. Huang, Y. Lu, S.-P. U, and R. P. Martins, ``An analog-assisted tri-loop digital low-dropout regulator,'' IEEE J. Solid-State Circuits, vol. 53, no. 1, pp. 20-34, Jan. 2018.DOI
14 
D. Kim and M. Seok, ``A fully integrated digital low-dropout regulator based on event-driven explicit time-coding architecture,'' IEEE J. Solid-State Circuits, vol. 52, no. 11, pp. 3071-3080, Nov. 2017.DOI
15 
M. A. Akram, I.-C. Hwang, and S. Ha, ``Power delivery networks for embedded mobile SoCs: Architectural advancements and design challenges,'' IEEE Access, vol. 9, pp. 46573-46588, Mar. 2021.DOI
16 
J. W. Jang, I. A. Wahla, J. Choi, M. A. Akram, and I. C. Hwang, ``A fast-transient fully-integrated digital LDO with current-estimation algorithm based coarse loop,'' IEEE Trans. on Power Electron., vol. 39, no. 1, pp. 94-100, Jan. 2024.DOI
17 
M. A. Akram, W. Hong, S. Ha, and I. -C. Hwang, ``Capacitor-less dual-mode all-digital LDO with $\Delta$$\Sigma$-modulation-based ripple reduction,'' IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 5, pp. 1620-1624, May 2021.DOI
18 
J. Kim, G. Koo, S. Lee, J. H. Shim, and K. Cho, ``An output-capacitor-free NMOS digital LDO using gate driving strength modulation and droop detector,'' IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, no. 12, pp. 4975-4985, Dec. 2023.DOI
19 
C.-J. Park, M. Onabajo, and J. Silva-Martinez, ``External capacitor-less low drop-out regulator with 25 dB superior power supply rejection in the 0.4-4 MHz range,'' IEEE J. Solid-State Circuits, vol. 49, no. 2, pp. 486-501, Feb. 2014.DOI
20 
Y. Okuma, et al., ``0.5-V input digital LDO with 98.7\% current efficiency and 2.7-$\mu$A quiescent current in 65 nm CMOS,'' Proc. of IEEE Custom Integr. Circuits Conf., pp. 1-4, Sep. 2010.DOI
21 
M. A. Akram, W. Hong, and I. -C. Hwang, ``Capacitorless self-clocked all-digital low-dropout regulator,'' IEEE J. Solid-State Circuits, vol. 54, no. 1, pp. 266-276, Jan. 2019.DOI