Mobile QR Code QR CODE

References

1 
C. M. Compagnoni, A. Goda, A. S. Spinelli, P. Feeley, A. L. Lacaita, A. Visconti, Reviewing the evolution of the nand flash technology, Proceedings of the IEEE 105 (9) (2017) 1609-1633.DOI
2 
C. M. Compagnoni, A. S. Spinelli, Reliability of nand flash arrays: A review of what the 2-d-to-3-d transition meant, IEEE Transactions on Electron Devices 66 (11) (2019) 4504-4516.DOI
3 
J.-D. Lee, S.-H. Hur, J.-D. Choi, Effects of floating-gate interference on nand flash memory cell operation, IEEE Electron Device Letters 23 (5) (2002) 264-266.DOI
4 
Y. Cai, O. Mutlu, E. F. Haratsch, K. Mai, Program interference in mlc nand flash memory: Characterization, modeling, and mitigation, in: 2013 IEEE 31st International Conference on Computer Design (ICCD), 2013, pp. 123-130. doi:10.1109/ICCD.2013.6657034.DOI
5 
Y. S. Cho, I. H. Park, S. Y. Yoon, N. H. Lee, S. H. Joo, K.-W. Song, K. Choi, J.-M. Han, K. H. Kyung, Y.-H. Jun, Adaptive multi- pulse program scheme based on tunneling speed classification for next generation multi-bit/cell nand flash, IEEE journal of solid-state circuits 48 (4) (2013) 948-959.DOI
6 
J.-M. Sim, M. Kang, Y.-H. Song, A new read scheme for alleviating cell-to-cell interference in scaled-down 3d nand flash memory, Elec- tronics 9 (11) (2020) 1775.DOI
7 
S.-i. Yi, J. Kim, Novel program scheme of vertical nand flash memory for reduction of z-interference, Micromachines 12 (5) (2021) 584.DOI
8 
X. Jia, L. Jin, J. Jia, K. You, K. Li, S. Li, Y. Song, Y. Min, Y. Cui, W. Wei, et al., A novel program scheme to optimize program dis- turbance in dual-deck 3d nand flash memory, IEEE Electron Device Letters 43 (7) (2022) 1033-1036.DOI
9 
J. Jia, L. Jin, X. Jia, K. You, A novel program scheme for z- interference improvement in 3d nand flash memory, Micromachines 14 (4) (2023) 896.DOI
10 
D. W. Kwon, J. Lee, S. Kim, R. Lee, S. Kim, J.-H. Lee, B.-G. Park, Novel boosting scheme using asymmetric pass voltage for reducing program disturbance in 3-dimensional nand flash memory, IEEE Journal of the Electron Devices Society 6 (2018) 286-290.DOI
11 
H. Jo, S. Ahn, H. Shin, Investigation and modeling of z-interference in poly-si channel-based 3-d nand flash memories, IEEE Transactions on Electron Devices 69 (2) (2022) 543-548.DOI
12 
Y. Kim, M. Kang, Down-coupling phenomenon of floating channel in 3d nand flash memory, IEEE Electron Device Letters 37 (12) (2016) 1566-1569.DOI
13 
Y. Kim, J. Y. Seo, S.-H. Lee, B.-G. Park, A new programming method to alleviate the program speed variation in three-dimensional stacked array nand flash memory, JSTS: Journal of Semiconductor Technology and Science 14 (5) (2014) 566-571.DOI
14 
Y.-H. Hsiao, H.-T. Lue, K.-P. Chang, C.-C. Hsieh, T.-H. Hsu, K.-Y. Hsieh, C.-Y. Lu, Study of pass-gate voltage (vpass) interference in sub-30nm charge-trapping (ct) nand flash devices, in: 2011 3rd IEEE International Memory Workshop (IMW), IEEE, 2011, pp. 1-4.DOI
15 
Y.-H. Hsiao, H.-T. Lue, W.-C. Chen, K.-P. Chang, B.-Y. Tsui, K.-Y. Hsieh, C.-Y. Lu, Impact of Vpass interference on charge-trapping nand flash memory devices, IEEE Transactions on Device and Materials Reliability 15 (2) (2015) 136-141.DOI
16 
Y.-H. Hsiao, H.-T. Lue, K.-Y. Hsieh, R. Liu, C.-Y. Lu, A study of stored charge interference and fringing field effects in sub-30nm charge-trapping nand flash, in: 2009 IEEE International Memory Workshop, IEEE, 2009, pp. 1-2.DOI
17 
H.-T. Lue, S.-C. Lai, T.-H. Hsu, P.-Y. Du, S.-Y. Wang, K.-Y. Hsieh, R. Liu, C.-Y. Lu, Modeling of barrier-engineered charge-trapping nand flash devices, IEEE Transactions on Device and Materials Reliability 10 (2) (2010) 222-232.DOI
18 
M. R. Zakaria, M. N. Hashim, U. Hashim, R. Ayub, T. Adam, A. Al-Mufii, An overview and simulation study of conventional flash memory floating gate device using concept fn tunnelling mechanism, in: Proc. of V-th Int. Conf. on Intelligent Systems, Modeling and Simulation, 2014, pp. 775-780.URL