Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-10 (Vol.24 No.05)
  4. 10.5573/JSTS.2024.24.5.483
XML PDF INFO REF

References

1 
H. El Dirani, K. H. Lee, M. S. Parihar, J. Lacord, S. Martinie, J.-Ch. Barbe, X. Mescot, P. Fonteneau, J.-E. Broquin, G. Ghibaudo, Ph. Galy, F. Gamiz, Y. Taur, Y.-T. Kim, S. Cristoloveanu, and M. Bawedin, “Ultra-low power 1T-DRAM in FDSOI technology,” Microelectron. Eng., vol. 178, pp. 245-249, Jun. 2017.DOI
2 
C. Y. Lim and M.-W. Kwon, “Multi-gate BCAT Structure and Select Word-line Driver in DRAM for Reduction of GIDL,” J. Semicond. Technol. Sci., vol. 22, no. 6, pp. 452-458, Dec. 2022.URL
3 
S. Okhonin, M. Nagoya, J. M. Sallese, and P. Fazan, “A Capacitor-less SOI 1T DRAM concept,” Proc. IEEE Int. SOI Conf., pp. 153-154, Oct. 2001.DOI
4 
H. Kim, I. M. Kang, S. Cho, W. Sun, and H. Shin, “Analysis of operation characteristics of junctionless poly-Si 1T-DRAM in accumulation mode,” Semicond. Sci. Technol., vol. 34, no. 10, pp. 1-8, Sep. 2019.DOI
5 
G. Kim, S. W. Kim, K. C. Ryoo, J. H. Oh, M. C. Sun, H. W. Kim, D. W. Kwon, J. S. Jang, S. Jung, J. H. Kim, and B.-G. Park, “Split-gate-structure 1T DRAM for retention characteristic improvement,” J. Nanosci. Nanotechnol., vol. 11, no. 7, pp. 5603-5607, Jul. 2011.DOI
6 
S. H. Jang and T. W. Kim, “Retention Time Analysis in a 1T-DRAM With a Vertical Twin Gate and p+/i/n+ Silicon Nanowire,” IEEE Trans. Electron Devices, vol. 69, no. 9, pp. 4909-4913, Sep. 2022.DOI
7 
S. Go, S. Kim, D. K. Lee, J. Y. Park, S. Park, D. H. Kim, G. Kim, and S. Kim, “Design optimization of heterojunction 1T DRAM cell with SiGe body/drain for high performance,” Semicond. Sci. Technol., vol. 37, no. 12, pp. 1-7, Nov. 2022.DOI
8 
G. Giusi, “Floating body DRAM with body raised and source/drain separation,” Electron., vol. 10, no. 6, pp. 1-12, Mar. 2021.DOI
9 
J. Choe, “Memory Technology 2021: Trends & Challenges,” Proc. International Conf. Simulation of Semiconductor Process and Devices, pp. 111-115, Sep. 2021.DOI
10 
J. Liu, B. Jaiyen, R. Veras, and O. Mutlu, “RAIDR: Retention-aware intelligent DRAM refresh,” Proc. 39th Annu. Int. Symp. Comput. Archit., pp. 1-12, Jun. 2012.DOI
11 
A. Nitayama, Y. Kohyama, and K. Hieda, “Future directions for DRAM memory cell technology,” Proc. IEDM Tech. Dig., pp. 355-358, Dec. 1998.DOI
12 
Y. J. Yoon, J. H. Seo, S. Cho, J.-H. Lee, and I. M. Kang, “A polycrystalline-silicon dual-gate MOSFET-based 1T-DRAM using grain boundary-induced variable resistance,” Appl. Phys. Lett., vol. 114, no. 18, pp. 1-5, May 2019.DOI
13 
J. H. Seo, Y. J. Yoon, E. Yu, W. Sun, H. Shin, I. M. Kang, J. H. Lee, and S. Cho “Fabrication and characterization of a thin-body poly-si 1T DRAM with charge-trap effect,” IEEE Electron Device Lett., vol. 40, no. 4, pp. 566-569, Apr. 2019DOI
14 
S.-W. Lee, S. Cho, I. H. Cho, and G. Kim, “1T DRAM with Raised SiGe Quantum Well for Sensing Margin Improvement,” J. Semicond. Technol. Sci., vol. 23, no. 1, pp. 64-70, Feb. 2023.DOI
15 
E. Yu, S. Cho, H. Shin, and B.-G. Park, “A band-engineered one-transistor DRAM with improved data retention and power efficiency,” IEEE Electron Device Lett., vol. 40, no. 4, pp. 562-565, Apr. 2019.DOI
16 
D. Berbara, M. A. Abid, M. Hebali, M. Benzohra, and D. Chalabi, “An Ultra-low Power, High SNM, High Speed and High Temperature of 6T-SRAM Cell in 3C-SiC 130 nm CMOS Technology,” J. Nano Electron. Phys., vol. 12, no. 4, pp. 1-4, Aug. 2020.URL
17 
L. Chen, K. Len, Z. Ma, X. Yu, Z. Shen, J. You, W. Li, J. Xu, L. Xu, K. Chen, and D. Feng, “Tunable Si dangling bond pathway induced forming-free hydrogenated silicon carbide resistive switching memory device,” J. Phys. Chem. Lett., vol. 11, no. 19, pp. 8451-8458, Sep. 2020.DOI
18 
A. Mazurak, R. Mroczyński, D. Beke, and A. Gali, “Silicon-carbide (SiC) nanocrystal technology and characterization and its applications in memory structures,” Nanomater., vol. 10, no. 12, pp. 1-11, Nov. 2020.DOI
19 
R. Mroczyński, “Incorporation of silicon-carbide (SiC) nanocrystals in the MIM structures based on pulsed-DC reactively sputtered HfOx layers,” Proc. 2021 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, pp. 1-4, Sep. 2021.DOI
20 
A. Mazurak and R. Mroczyński, “Memory effect in MIS structures with embedded all-inorganic colloidal silicon carbide (SiC) nanocrystals,” Proc. 2019 IEEE 14th Nanotechnology Materials and Devices Conference, pp. 1-4, Oct. 2019.DOI
21 
E. M. Huseynov, “Neutron Irradiation Effects on the Temperature Dependencies of Electrical Conductivity of Silicon Carbide (3C-SiC) Nanoparticles,” Silicon, vol. 10, no. 3, pp. 995-1001, May 2018.DOI
22 
G. Colston and M. Myronov, “Electrical properties of n-type 3C-SiC epilayers in situ doped with extremely high levels of phosphorus,” Semicond. Sci. Technol., vol. 33, no. 11, pp. 1-6, Nov. 2018.DOI
23 
A. Biswas and A. M. Ionescu, “1T Capacitor-Less DRAM Cell Based on Asymmetric Tunnel FET Design,” IEEE J. Electron Devices Soc., vol. 3, no. 3, pp. 217-222, May 2015.DOI
24 
M. Mehregany, C. A. Zorman, N. Rajan, and C. H. Wu, “Silicon Carbide MEMS for Harsh Environments,” Proc. IEEE, vol. 86, no. 8, pp. 1594-1609, Aug. 1998.DOI
25 
A. Arvanitopoulos, N. Lophitis, S. Perkins, K. N. Gyftakis, M. B. Guadas, and M. Antoniou, “Physical parameterization of 3C-Silicon Carbide (SiC) with scope to evaluate the suitability of the material for power diodes as an alternative to 4H-SiC,” Proc. IEEE 11th International Symposium on Diagnostics for Electrical Machines, Power Electronics and Drives, pp. 565-571, Aug. 2017.DOI
26 
M. H. R. Ansari and S. Cho, “Performance Improvement of 1T DRAM by Raised Source and Drain Engineering,” IEEE Trans. Electron Devices, vol. 68, no. 4, pp. 1577-1584, Apr. 2021.DOI
27 
A. Lahgere and M. J. Kumar, “1-T Capacitorless DRAM Using Bandgap-Engineered Silicon-Germanium Bipolar I-MOS,” IEEE Trans. Electron Devices, vol. 64, no. 4, pp. 1583-1590, Apr. 2017.DOI
28 
C. Langpoklakpam, A.-C. Liu, K.-H. Chu, L.-H. Hsu, W.-C. Lee, S.-C. Chen, C.-W. Sun, M.-H. Shih, K.-Y. Lee, and H.-C. Kuo, “Review of Silicon Carbide Processing for Power MOSFET,” Cryst., vol. 12, no. 2, pp. 245-1-245-17, Feb. 2022.DOI
29 
S. Kim and S. Cho, “Analysis on Performances of Ultra-Thin Vertical MOSFET Depending on Position of Gate-Drain Misalignment,” Jpn. J. Appl. Phys., vol. 63, no. 5, pp. 054002-1-054002-6, May 2024.DOI