C. Vaucher and D. Kasperkovitz, “A wide-band tuning system for fully integrated satellite receivers,” IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 987-997, Jul 1998

C. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, “A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1039-1045, July 2000.

S. B. Sleiman, J. G. Atallah, S. Rodriguez, A. Rusu and M. Ismail, "Wide-division-range high-speed fully programmable frequency divider," 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, 2008, pp. 17-20. doi: 10.1109/NEWCAS.2008.4606310

Elkholy, A.; Saxena, S.; Nandwana, R.K.; Elshazly, A.; Hanumolu, P.K. “A 2.0-5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider”. IEEE J. Solid-State Circuits 2016, 51, 1771-1784.

J. Rogers, C. Plett, and F. Dai, Integrated Circuit Design for High-Speed Frequency Synthesis. Massachusetts: Artech House, 2006.

D. Tasca, M. Zanuso, G. Marzin, S. Levantino, C. Samori, and A. L. Lacaita, “A 2.9-4.0-GHz fractional-N digital PLL with bang-bang phase detector and 560-fsrms integrated jitter at 4.5-mW power,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2745-2758, Dec. 2011.

T. H. Tsai, M. S. Yuan, C. H. Chang, C. C. Liao, C. C. Li, and R. B. Staszewski, “A 1.22 ps integrated-jitter 0.25-to-4 GHz fractional-N ADPLL in 16 nm FinFET CMOS,” in IEEE ISSCC Dig. Tech. Papers, 2015, pp. 1-3.