Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. JSTS 2024-10(Vol.24 No.05)
XML PDF INFO REF
Title A 0.1-3 GHz Wide Bandwidth Ring VCO Fractional-N PLL with Phase Interpolator in 8 nm FinFET CMOS
Authors (Taek-Joon An) ; (Ook Kim) ; (Jeong-Mi Park) ; (Jin-Ku Kang)
DOI https://doi.org/10.5573/JSTS.2024.24.5.440
Page pp.440-447
ISSN 1598-1657
Keywords Fractional-N frequency synthesizer; phase interpolator; multi-modulus divider (MMD); phase-locked loops (PLLs); ring oscillator
Abstract This paper proposes a multi-phase ring oscillator based fractional-N phase locked loop (FNPLL) frequency synthesizer using phase interpolator for high-speed serial link. This paper aims to reduce quantization noise by employing sub-integer divider, extending PLL bandwidth. Fabricated in 8 nm CMOS process, the proposed FNPLL operates over wide frequency range of 0.1-3 GHz. The proposed FNPLL achieves 1.49 ps rms integrated jitter at 3 GHz output. The proposed FNPLL achieves wide BW up to 2 MHz using a 25 MHz reference clock.