Mobile QR Code QR CODE


De Marchi M., Sacchetto D., Frache S., Zhang J., Gaillardon P. E., Leblebici Y., De Micheli G., 2012, Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs, Proc. IEDM, pp. 8.4.1-8.4.4DOI
Heinzig A., Slesazeck S., Kreupl F., Mikolajick T., Weber W. M., Jan. 2012, Reconfigurable silicon nanowire transistors, Nano Letters, Vol. 12, No. 1, pp. 119-124DOI
Gaillardon Pierre-Emmanuel, Gaetano Amarù Luca, Bobba Shashikanth, De Marchi Michele, Sacchetto Davide, Leblebici Yusuf, De Micheli Giovanni, Apr. 2004, Vertically-Stacked Double-Gate Nanowire FETs with Controllable Polarity: From Devices to Regular ASICs, Solid-State Circuits, IEEE Journal of, Vol. 39, No. 4, pp. 602-612DOI
Zhang J., Marchi M. D., Sacchetto D., Gaillardon P. E., Leblebici Y., Micheli G. D., Oct. 2014, Polarity-Controllable Silicon Nanowire Transitors With Dual Threshold Voltages, Electron Devices, IEEE Transacions on, Vol. 61, No. 11, pp. 3654-3660DOI
Gaillardon P. E., Hasan M., Saha A., Amaru L., Walker R., Rodriquez B. S., 2016, Digital, analog and RF design opportunities of three-dindependent-gate transistors, Proc. ISCAS, pp. 405-408DOI
Zhang J., Tang X., Gaillardon P. E., De Micheli G., Oct. 2014, Configurable circuits featuring dualthreshold-voltage design with three-independentgate silicon nanowire FETs, Circuits Syst. I. Reg. Papers, IEEE Transactions on, Vol. 61, No. 10, pp. 2581-2861DOI
Trommer J., Heinzig A., Slesazeck S., Mikolajick T., Weber W. M., Jan. 2014, Elementary aspects for circuit implementation of reconfigurable nanowire transistors, Electron Device Lett., IEEE, Vol. 35, No. 1, pp. 141-143DOI
De Marchi M., Zhang J., Frache S., Sacchetto D., Gaillardon P. E., LEblebici Y., Micheli G. D., Aug. 2014, Configurable logic gates using polarity-controlled silicon naowire gate-all-around FETs, Electron Device Lett., IEEE, Vol. 35, No. 8, pp. 880-882DOI
Bhattacharjee A., Dasqupta S., Mar. 2016, Optimization of Design Parameters in Dual-$k$ Spacer-Based Nanoscale Reconfigurable FET for Improved Performance, Electron Devices, IEEE Transacions on, Vol. 63, No. 3, pp. 1375-1382DOI
Tsuchiya Y., Yoshiki M., Koga J., Nishiyama A., Koyama M., Aug. 2009, Influence of Ni silicide phases on effective work function modulation with Alpileup in the Ni fully silicided gate/HfSiON system, Journal of Applied Physics, Vol. 106, pp. 044510DOI
Singh N., Agarwal A., Bera L. K., Liow T. Y., Yang R., Rustagi S. C., Tung C. H., Kumar R., Lo G. Q., Balasubramanian N., Kwong D. L., Bhattacharjee A., Dasqupta S., May. 2006, High-Performance Fully Depleted Silicon Nanowire (Diameter ≤ 5 nm) Gate-All-Around CMOS Devices, Electron Device Lett., IEEE, Vol. 27, No. 5, pp. 383-386DOI