Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-02 (Vol.25 No.01)
  4. 10.5573/JSTS.2025.25.1.71
XML PDF INFO REF

References

1 
J. Scheible and J. Lienig, ``Automation of analog IC layout: Challenges and solutions,'' Proc. of the 2015 Symposium on International Symposium on Physical Design (ISPD '15), Association for Computing Machinery, New York, NY, USA, pp. 33-40, 2015.DOI
2 
J. Crossley et al., ``BAG: A designer-oriented integrated framework for the development of AMS circuit generators,'' Proc. of 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA, pp. 74-81, 2013.DOI
3 
B. Xu et al., ``MAGICAL: Toward fully automated analog IC layout leveraging human and machine intelligence: Invited paper,'' Proc. of 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, USA, pp. 1-8, 2019.DOI
4 
T. Dhar et al., ``ALIGN: A system for automating analog layout,'' IEEE Design & Test, vol. 38, no. 2, pp. 8-18, April 2021.DOI
5 
J. V. Faricelli, ``Layout-dependent proximity effects in deep nanoscale CMOS,'' Proc. of CICC, pp. 1-8, 2010.DOI
6 
M. G. Bardon et al., ``Layout-induced stress effects in 14 nm 10 nm FinFETs and their impact on performance,'' Proc. IEEE Symp. on VLSI Technology, pp. T114-T115, 2013.URL
7 
T. Hook et al., ``Lateral ion implant straggle and mask proximity effect,'' IEEE Trans. Electron Devices, vol. 50, no. 9, pp. 1946-1951, 2003.DOI
8 
K. W. Su et al., ``A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics,'' Proc. of CICC, pp. 245-248, 2003.DOI
9 
J. V. Faricelli, ``Layout-dependent proximity effects in deep nanoscale CMOS,'' Proc. of CICC, pp. 1-8, 2010.DOI
10 
A. K. Sharma et al., ``Performance-aware common-centroid placement and routing of transistor arrays in analog circuits,'' Proc. of ICCAD, 2021.DOI
11 
D. Sayed and M. Dessouky, ``Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio,'' Proc. of 2002 Design, Automation and Test in Europe Conference and Exhibition, Paris, France, pp. 576-580, 2002.DOI
12 
V. Borisov, K. Langner, J. Scheible, and B. Prautsch, ``A novel approach for automatic common-centroid pattern generation,'' Proc. of 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Giardini Naxos, Italy, pp. 1-4, 2017.DOI
13 
D. Long, X. Hong, and S. Dong, ``Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit,'' Proc. of 2005 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 3, Kobe, Japan, pp. 2999-3002, 2005.DOI
14 
M. P. -H. Lin, H. Zhang, M. D. F. Wong and Y. -W. Chang, ``Thermal-driven analog placement considering device matching,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 3, pp. 325-336, March 2011.DOI
15 
A. K. Sharma et al., ``Performance-aware common-centroid placement and routing of transistor arrays in analog circuits,'' Proc. of 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), Munich, Germany, pp. 1-9, 2021.DOI
16 
N. Karmokar, M. Madhusudan, A. K. Sharma, R. Harjani, M. P.-H. Lin. and S. S. Sapatnekar, ``Common-centroid layout for active and passive devices: A review and the road ahead,'' Proc. of 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC), Taipei, Taiwan, pp. 114-121, 2022.DOI