Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-02 (Vol.25 No.01)
  4. 10.5573/JSTS.2025.25.1.30
XML PDF INFO REF

References

1 
A. M. Ionescu, H. Riel, ``Tunnel field-effect transistors as energy-efficient electronic switches,'' Nature, vol. 479, no. 7373, pp. 329-337, Nov. 2011.DOI
2 
D. J. Frank, R. H. Dennard, E. Nowak, et al, ``Device scaling limits of Si MOSFETs and their application dependencies,'' Proceedings of IEEE, vol. 89, no. 3, pp. 259-288, Mar. 2001.DOI
3 
P. Y. Wang and B. Y. Tsui, ``Band engineering to improve average subthreshold swing by suppressing low electric field band-to-band tunneling with epitaxial tunnel layer tunnel FET structure,'' IEEE Transactions on Nanotechnology, vol. 15, no. 1, pp. 74-79, Nov. 2015.DOI
4 
P. Long, E. Wilson, J. Z. Huang, et al., ``Design and simulation of GaSb/InAs 2D transmission-enhanced tunneling FETs,'' IEEE Electron Device Letters, vol. 37, no. 1, pp. 107-110, Nov. 2015.DOI
5 
J. H. Kim, S. Kim, and B. G. Park, ``Double-gate TFET with vertical channel sandwiched by lightly doped Si,'' IEEE Transactions on Electron Devices, vol. 66, no. 4, pp. 1656-1661, Feb. 2019.DOI
6 
J. T. Lin, T. C. Wang, W. H. Lee, et al, ``Characteristics of recessed-gate TFETs with line tunneling,'' IEEE transactions on Electron Devices, vol. 65, no. 2, pp. 769-775, Jan. 2018.DOI
7 
P. Long, E. Wilson, J. Z. Huang, et al, ``Design and simulation of GaSb/InAs 2D transmission-enhanced tunneling FETs,'' IEEE Electron Device Letters, vol. 37, no. 1, pp. 107-110, Nov. 2015.DOI
8 
E. Memisevic, J. Svensson, M. Hellenbrand, et al, ``Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S$= 48$ mV/decade and I$_{\rm on}=10$ $\mu$A/$|mu$m for I$_{\rm off}=1$ nA/$\mu$m at V$_{\rm DS}=0.3$ V,'' IEEE International Electron Devices Meeting (IEDM), pp. 19.1.1-19.1.4, Dec. 2016.DOI
9 
W. Y. Choi, B. G. Park, J. D. Lee, et al., ``Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec,'' IEEE Electron Device Letters, vol. 28, no. 8, pp. 743-745, Aug. 2007.DOI
10 
P. Goyal, G. Srivastava, S. Rewari, et al., ``Controlling ambipolarity and rising ion in TFETs for enhanced reliability: A review,'' Proc. of 2020 5th IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE), pp. 1-6, Dec. 2020.DOI
11 
M. U. Haque and P. Vimala, ``Boosting ON-current in tunnel FETs (TFETs): A review,'' Proc. of 2022 6th International Conference on Devices, Circuits and Systems (ICDCS), pp. 294-298, Apr. 2022.DOI
12 
S. W. Kim, W. Y. Choi, M. C. Sun, et al., ``Design guideline of Si-based L-shaped tunneling field-effect transistors,'' Japanese Journal of Applied Physics, vol. 51, no. 6S, 06FE09, Jun. 2012.DOI
13 
S. W. Kim, J. H. Kim, T. J. K. Liu, et al., ``Demonstration of L-shaped tunnel field-effect transistors,'' IEEE transactions on Electron Devices, vol. 63, no. 4, pp. 1774-1778, Apr. 2016.DOI
14 
P. C. Shih, W. C. Hou, and J. Y. Li, ``A U-gate InGaAs/GaAsSb hetero junction TFET of tunneling normal to the gate with separate control over ON-and OFF-state current,'' IEEE Electron Device Letters, vol. 38, no. 12, pp. 1751-1754, Dec. 2017.DOI
15 
T. Ashok and C. K. Pandey, ``Investigation of novel Z-shaped gate TFET with improved device characteristics,'' Proc. of 2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON), pp. 500-504, Nov. 2022.DOI
16 
H. W. Kim and D. Kwon, ``Steep switching characteristics of L-shaped tunnel FET with doping engineering,'' IEEE Journal of Electron Devices Society, vol. 9, pp. 359-364, Mar. 2021.DOI
17 
P. Ghosh and B. Bhowmick, ``Investigation of electrical characteristics in a ferroelectric L-patterned gate dual tunnel diode TFET,'' IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol. 67, no. 11, pp. 2440-2444, Nov. 2020.DOI
18 
H. W. Kim and D. Kwon, ``Gate-normal negative capacitance tunnel field-effect transistor (TFET) with channel doing engineering,'' IEEE Transactions on Nanotechnology, vol. 20, pp. 278-281, Mar. 2021.DOI
19 
V. P. H. Hu, H. H. Lin, Y. K. Lin, et al, ``Optimization of negative-capacitance vertical-tunnel FET (NCVT-FET),'' IEEE Transactions on Electron Devices, vol. 67, no. 6, pp. 2593-2599, Apr. 2020.DOI
20 
B. Ma, S. Chen, S. Wang, et al, ``A novel L-gate InGaAs/GaAsSb TFET with improved performance and suppressed ambipolar effect,'' Micromachines, vol. 13, no. 9, pp. 1474, Sep. 2022.DOI
21 
Synopsys, Sentaurus Device User Guide, Version O-2018.06, Mountain View, CA, USA, 2018.URL
22 
M. H. Lee, J. C. Lin, Y. T. Wei, et al, ``Ferroelectric negative capacitance hetero-tunnel field-effect-transistors with internal voltage amplification,'' Proc. of 2013 IEEE International Electron Devices Meeting, pp. 4.5.1-4.5.4, Dec., 2013.DOI
23 
D. Kwon, S. Cheema, N. Shanker, et al, ``Negative capacitance FET with 1.8-nm-thick Zr-doped HfO$_2$oxide,'' IEEE Electron Device Letters, pp. 993-996, Apr. 2019.DOI
24 
D. W. Kwon, H. W. Kim, J. H. Kim, et al, ``Effects of localized body doping on switching characteristics of tunnel FET inverters with vertical structures,'' IEEE Transactions on Electron Devices, vol. 64, no. 4, pp. 1799-1805, Mar. 2017.DOI
25 
G. Karbasian, A. Tan, A. Yadav, et al, ``Ferroelectricity in HfO$_2$ thin films as a function of Zr doping,'' Proc. of International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), IEEE, pp. 1-2, Apr. 2017.DOI
26 
V. P. H. Hu, P. C. Chiu, and Y. C. Lu, ``Impact of work function variation, line-edge roughness, and ferroelectric properties variation on negative capacitance FETs,'' IEEE Journal of Electron Devices Society, vol. 7, pp. 295-302, Feb. 2019.DOI
27 
H. D. Xiong and J. S. Suehle, ``Spatial probing of traps in nMOSFET with ALD HfO$_2$/SiO$_2$ stacks using low frequency noise characteristics,'' Proc. of 2006 IEEE International Integrated Reliability Workshop Final Report, pp. 111-115, Oct. 2006.DOI
28 
D. Jimenez, E. Miranda, and A. Godoy, ``Analytic model for the surface potential and drain current in negative capacitance field-effect transistors,'' IEEE Transactions on Electron Devices, vol. 57, no. 4, pp. 2405-2409, Aug. 2010.DOI
29 
C. W. Yeung, A. I. Khan, S. Salahuddin, et al, ``Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs,'' Proc. of 2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S), pp. 1-2, Oct. 2013.DOI