Mobile QR Code QR CODE

  1. ( School of Microelectronics, Hangzhou Dianzi University, Hangzhou 310018, China)



Band-to-band tunneling, L-shaped gate TFET, negative capacitance, channel doping, energy band modulation

I. INTRODUCTION

With the development of integrated circuits, the number of transistors on a chip and the operating frequency are increasing. Although these improve the chip performance, they also increase the power consumption [1]. Because complementary metal-oxide-semiconductor devices rely on thermal injection as the carrier emission mechanism, their subthreshold slope (SS) cannot be lower than 60 mV/decade at room temperature, owing to Boltzmann's tyranny [2], resulting in a transistor that does not satisfy both the high-performance and low-power consumption requirements. Fortunately, tunneling field-effect transistors (TFETs) that utilize quantum-mechanical band-to-band tunneling (BTBT) can overcome Boltzmann's tyranny and obtain sub-60 mV/decade SSs [3,4,5,6,7,8,9]. However, conventional TFETs have drawbacks, such as their low on-state currents ($I_{\rm ON}$) [10,11]. In many proposed TFETs structures, such as L-TFETs [12,13], U-TFETs [14], and Z-TFETs [15], $I_{\rm ON}$ is increased by increasing the BTBT area. In particular, the performance of L-shaped channel TFETs has been improved via doping or the addition of ferroelectric layers [16,17,18,19]. Doping engineering can achieve abrupt switching by mitigating the BTBT at the corner edge of the source region in a negative-capacitance TFET (NCTFET) [18]. Recently, an L-shaped gate InGaAs/GaAsSb heterojunction TFET was presented that extends the source to increase the BTBT area between source and channel for increasing $I_{\rm ON}$ [20]. However, few studies have focused on L-shaped gate heterojunction TFETs (LG-HJ-TFETs).

In the present study, an L-shaped gate negative-capacitance Si/Ge heterojunction tunneling field-effect transistor with channel doping (NCHJ-CD-LTFET) was developed and investigated via technology computer-aided design (TCAD) simulations with calibrated model parameters [21]. Compared with the LG-HJ-TFET, the NCHJ-CD-LTFET has a far lower threshold voltage ($V_{\rm TH}$). The energy bands of the corner doping region are modulated via channel doping, which reduces the tunneling barrier between the source and the channel and the ferroelectric layer can amplify the internal gate voltage to increase the electric potential of the channel surface. Meanwhile, the negative-capacitance effects can suppress BTBT at $V_{\rm GS} = 0$ V and reduce the off-state current ($I_{\rm OFF}$). The doping concentration of the channel corner region ($N_{\rm CH,CO}$) and the ferroelectric-layer thickness ($T_{\rm FE}$) can be adjusted to optimize the electrical performance of the device, lowing power consumption and improving drive capability.

II. STRUCTURE AND MECHANISM OF THE NCHJ-CD-LTFET

Fig. 1(a) shows a schematic of the proposed NCHJ-CD-LTFET structure. The tunneling junction consists of a p${}^{+}$ Ge source and an n${}^{+}$ Si channel. The drain is a silicon material, and the doping concentration of the source, drain and channel are $2 \times 10^{19}$, $1 \times 10 ^{17}$ and $1 \times 10 ^{18}$ cm${}^{-3}$, respectively. The source and drain are separated by a 4-nm-thick HfO${}_{2}$ barrier layer. The gate dielectric is a 1-nm-thick HfO${}_{2}$ layer with a dielectric constant of 22. A ferroelectric layer is deposited above the horizontal gate dielectric. In addition, the work function of the gate is 4.2 eV and the structural parameters are presented in Table 1. Fig. 1(b) shows the brief process flow for the fabrication of NCHJ-CD-LTFET.

Fig. 2 presents the electrostatic potential of the corner doping region. As shown, the electrostatic potential along the diagonal direction decreases faster than the vertical and horizontal potentials, and at the same distance from the gate, the diagonal electrostatic potential is lower than the vertical and horizontal potentials. Therefore, the energy bands can be modulated via heavy doping in this region. Figs. 3(a) and 3(b) present the energy bands with and without heavy doping, respectively. As shown, with heavy doping in the corner-doping region, the energy bands bend downward, and the bandgap between the source and doping region is reduced. Therefore, BTBT can occur at lower gate voltages ($V_{\rm GS}$).

Fig. 1. (a) Structure of the proposed NCHJ-CD-LTFET. (b) The brief process flow for the NCHJ-CD-LTFE.

../../Resources/ieie/JSTS.2025.25.1.30/fig1.png

Fig. 2. Electrostatic potential of the corner doping region.

../../Resources/ieie/JSTS.2025.25.1.30/fig2.png

Fig. 3. Band energy diagrams (a) with and (b) without heavy doping.

../../Resources/ieie/JSTS.2025.25.1.30/fig3.png

Fig. 4. (a) Calibration of the BTBT parameters using simulated transfer characteristics ($I_{\rm DS}$-$V_{\rm GS}$) of the referenced NCTFET [18]. (b) Calibration of the L-K model matched to referenced result [25].

../../Resources/ieie/JSTS.2025.25.1.30/fig4.png

To accurately analyze the electrical characteristics of the NCHJ-CD-LTFET, the nonlocal BTBT and Landau-Khalatnikov (L-K) models were used. The Kane model parameters were $F _{0} = 1$ V/m, $P = 2.5$, $A _{Si} = 4.0 \times 10^{14}$ cm${}^{-3}\cdot$s${}^{-1}$, $B _{Si} = 9.9 \times 10^{6}$ V$\cdot$cm${}^{-1}$ [24], and the L-K model parameters were $\alpha = - 1.299 \times 10 ^{11}$ cm/F, $\beta = 6.4952 \times 10 ^{20}$ cm${}^{5}$/(FC${}^{2}$) and $\gamma = 5.0 \times 10 ^{30}$ cm${}^{9}$/(FC${}^{4}$) [25,26]. Meanwhile, both the nonlocal BTBT model and L-K model parameters were matched to the reference [18], as shown in Fig. 4(a). Fig. 4(b) shows the simulated ${P}$-${E}$ curve matched to the reference data [25]. Furthermore, the oldSlotboom, Fermi, Shockley-Read-Hall recombination, High-field saturation, e-normal and doping dependences models are also used. Here, the turn-on voltage ($V_{\rm ON}$) was defined as the $V_{\rm GS}$ at $I_{\rm DS} = 2 \times 10 ^{-13}$ A/$\mu$m [18]. The $V_{\rm TH}$ was extracted at $I_{\rm DS} = 1 \times 10^{-7}$ A/$\mu$m and the average subthreshold slope ($SS_{\rm AVE}$) was calculated by averaging the SS in the $I_{\rm DS}$ range of $2 \times 10^{-13}$ to $1 \times 10^{-7}$ A/$\mu$m.

Table 1. Structural parameters used for the proposed device design.

Symbol

Quantity

Value

LG

Gate Length

71 nm

LS

Source Length

20 nm

LD

Drain Length

20 nm

HD

Drain Height

28 nm

HS

Source Height

80 nm

TCH

Channel Thickness

8 nm

TB

Barrier Thickness

4 nm

III. RESULT AND DISCUSSION

1. Channel Doping Engineering

To enhance the realizable of the simulation, we consider the actual corner shape in fabrication and replace the vertical corner with a curved corner. As shown in Fig. 5(a), electrical properties are virtually unchanged. Meanwhile, the interface defect states between the HfO${}_{2}$ and the channel are also taken into consideration. Acceptor-type traps are added at the interface (for n-type transistors) with trap concentrations ranging from $1\times 10 ^{11}$ to $1\times 10 ^{13}$ cm${}^{-2}$eV${}^{-1}$ [27]. The transfer characteristic curves are shown in Fig. 5(b) and curves remained almost unchanged with an increasing concentration of traps. In addition, we also consider the impact of Gaussian doping and Uniform doping of the source on transistor performance. The Gaussian doping has a peak concentration of $3 \times 10 ^{19}$ cm${}^{-3}$, a background doping of $1 \times 10 ^{19}$ cm${}^{-3}$, and a junction depth of 6 nm as shown in Fig. 6(a). The results indicate that the curve of Gaussian doping is slightly degraded in the subthreshold region and increased in $I_{\rm ON}$. This is because as the doping concentration changes, the energy band of the source also changes. The $V_{\rm ON}$ decreases as the source doping concentration increases, due to the downward bending of the energy band. The $I_{\rm ON}$ is determined by the junction depth and the background concentration of Gaussian doping. This work focuses on optimizing transistors through corner doping and the ferroelectric layer, so, in summary, we use vertical corner, no interface trap, uniformly doped transistors as the object of study.

Besides, Fig. 6(b) compares the transfer characteristic curves of using low-k material (SiO${}_{2}$) and using HfO${}_{2}$ as a barrier layer. The result shows that using HfO${}_{2}$ as a barrier layer results in lower $I_{\rm DS}$ at $V_{\rm GS}$ below 0.06 V. Therefore, we choose to use HfO${}_{2}$ as our barrier layer.

Figs. 3(a) and 3(b) indicate that heavy doping (n${}^{+}$-doping for an n-type TFET) can modulate the energy bands of the corner doping region and reduce the tunneling barrier. To optimize the performance, the effects of $N_{\rm CH,CO}$ were assessed from $1 \times 10 ^{18}$ to $1.5 \times 10 ^{19}$ cm${}^{-3}$.

Fig. 7 shows the $I_{\rm DS}$-$V_{\rm GS}$ curves of the LG-HJ-TFET with channel doping (HJ-CD-LTFET) at different $N_{\rm CH,CO}$ values. As $N_{\rm CH,CO}$ increases, the curves in the subthreshold region shift to the left, and the saturation curves move upward. Fig. 8(a) indicates that as $N_{\rm CH,CO}$ increases from $1 \times 10^{18}$ to $1.1 \times 10 ^{19}$ cm${}^{-3}$, $I_{\rm OFF}$ remains nearly constant, and $I_{\rm ON}$ increases, as shown in Fig. 7; thus, the switching current ratio ($I_{\rm ON}$/$I_{\rm OFF}$) increases. However, at $N_{\rm CH,CO} = 1.3 \times 10 ^{19}$ cm${}^{-3}$, the off-state current ($I_{\rm OFF}$) increases rapidly, and $I_{\rm ON}$/$I_{\rm OFF}$ decreases. The same trend is more obvious at $N_{\rm CH,CO} = 1.5 \times 10 ^{19}$ cm${}^{-3}$. Fig. 8(b) shows that $V_{\rm TH}$ continuously decreases, and the rate of reduction increases with increasing $N_{\rm CH,CO}$. Meanwhile, ${SS}_{\rm AVE}$ remains almost unchanged when $N_{\rm CH,CO}$ increases from $1 \times 10 ^{18}$ to $1.3 \times 10 ^{19}$ cm${}^{-3}$.

This is because with an increase in $N_{\rm CH,CO}$, the energy bands of the corner doping region bend downwards, as shown in Fig. 9(a). When $N_{\rm CH,CO}$ ranges from $1 \times 10^{18}$ to $1.27 \times 10 ^{19}$ cm${}^{-3}$, the conduction band bottom of the channel gradually approaches the valence band top of the source, allowing electrons to tunnel from the source to the channel at a lower voltage. Fig. 9(b) confirms that as $N_{\rm CH,CO}$ increases, significant changes in the band-to-band generation increase fast at a low $V_{\rm GS}$, and the total band-to-band generation is enhanced. Simultaneously, the energy bands do not overlap, and the band-to-band generation remains nearly constant at $V_{\rm GS} = 0$ V. Thus, $V_{\rm TH}$ and $V_{\rm ON}$ decrease, and $I_{\rm ON}$ increases. Fig. 10 shows that the BTBT in the corner of HJ-CD-LTFET (${BTBT}_{\rm CO}$) does not occur at $N_{\rm CH,CO}$ from $1 \times 10^{18}$ to $1.27 \times 10^{19}$ cm${}^{-3}$. As the $N_{\rm CH,CO}$ continues to increase, the energy band continues to bend downwards and partial overlap occurs between the valence band at the top of the source and the conduction band at the bottom of the channel at $V_{\rm GS} = 0$ V, as shown in Fig. 9(a). Therefore, as indicated by Fig. 10, ${BTBT}_{\rm CO}$ occurs at $N_{\rm CH,CO} = 1.28 \times 10^{19}$ cm${}^{-3}$ and as $N_{\rm CH,CO}$ continues to increase, $BTBT_{\rm CO}$ increases significantly and total band-to-band generation also appears a significant increase at $V_{\rm GS} =0$ V. So, $I_{\rm OFF}$ increases rapidly. Furthermore, as $N_{\rm CH,CO}$ increases, the $V_{\rm TH}$ and $V_{\rm ON}$ decrease. Therefore, ${SS}_{\rm AVE}$ fluctuates within a certain range.

Fig. 5. (a)Transfer characteristics at $V_{\rm DS}$ = 0.5 V with curved corner and vertical corner. (b) Transfer characteristics at $V_{\rm DS}$ = 0.5 V with different acceptor-type traps concentrations.

../../Resources/ieie/JSTS.2025.25.1.30/fig5.png

Fig. 6. (a) Transfer characteristics at $V_{\rm DS}$ = 0.5 V with different doping methods for source region. (b) Transfer characteristics at $V_{\rm DS}$ = 0.5 V with SiO${}_{2}$ barrier and HfO${}_{2}$ barrier.

../../Resources/ieie/JSTS.2025.25.1.30/fig6.png

Fig. 7. Transfer characteristics at $V_{\rm DS}$ = 0.5 V with different $N_{\rm CH,CO}$ values.

../../Resources/ieie/JSTS.2025.25.1.30/fig7.png

Fig. 8. (a) $I_{\rm OFF}$, $I_{\rm ON}$/$I_{\rm OFF}$, (b) ${SS}_{\rm AVE}$, and $V_{\rm TH}$ of the proposed HJ-CD-LTFET with different $N_{CH,CO}$ values.

../../Resources/ieie/JSTS.2025.25.1.30/fig8.png

Fig. 9. (a) $I_{\rm OFF}$, $I_{\rm ON}$/$I_{\rm OFF}$, (b) ${SS}_{\rm AVE}$, and $V_{\rm TH}$ of the proposed HJ-CD-LTFET with different $N_{CH,CO}$ values.

../../Resources/ieie/JSTS.2025.25.1.30/fig9.png

Fig. 10. BTBT diagrams at different $N_{\rm CH,CO}$ with $V_{\rm GS}$ = 0 V in the corner of HJ-CD-LTFET.

../../Resources/ieie/JSTS.2025.25.1.30/fig10.png

2. Ferroelectric layer and parameter optimization

To further improve the device performance, a ferroelectric layer was deposited above the horizontal gate dielectric to form a negative capacitance HJ-CD-LTFET (NCHJ-CD-LTFET). Meanwhile, considering the influence of heavy doping, the effects of the ferroelectric-layer thickness ($T_{\rm FE}$) on the transistor performance were studied, with $N_{\rm CH,CO} = 5 \times 10 ^{18}$ cm${}^{-3}$.

Fig. 11 shows the $I_{\rm DS}$-$V_{\rm GS}$ curve of the NCHJ-CD-LTFETs with different $T_{\rm FE}$. When the ferroelectric-layer thickness was $< 1.5$ nm, the ferroelectric layer increased the internal gate voltage via negative-capacitance effects, reducing $V_{\rm ON}$. However, when the ferroelectric-layer thickness was 2 nm, $I_{\rm OFF}$ increased rapidly. This is because the polarization was unstable and fluctuated at $T_{\rm FE} = 2$ nm, as illustrated in Fig. 12(a). Fig. 12(b) shows that BTBT occurred at the polarization peak. Hence, $I_{\rm OFF}$ increased rapidly, as shown in Fig. 11.

Fig. 13(a) shows that the total capacitance (${C}_{\rm GG}$) increases as the ferroelectric thickness increases, with a capacitance peak occurring at $T_{\rm FE} = 1.5$ nm, when the negative capacitance effect is most apparent [28] and no hysteresis occurs [29]. Fig. 13(b) illustrates the position of NCHJ-CD-LTFET on the S-curve for gate voltages ranging from 0V to 0.8V. The NCHJ-CD-LTFET is operating in the negative capacitance region. Therefore, the 1.5 nm ferroelectric layer was used to investigate the impact of various doping concentrations on transistor performance.

According to the above analysis, the characteristics of the NCHJ-CD-LTFET with a 1.5-nm-thick ferroelectric layer and without a ferroelectric layer ($T_{\rm FE} = 0$ nm, HJ-CD-LTFET) were evaluated as $N_{\rm CH,CO}$ increased from $5 \times 10^{18}$ to $1.3 \times 10^{19}$ cm${}^{-3}$. As shown in Fig. 14(a), when the doping concentration was $5 \times 10 ^{18}$ and $9 \times 10^{18}$ cm${}^{-3}$, the $V_{\rm ON}$ with the ferroelectric layer was lower than that at $T_{\rm FE} = 0$ nm. However, ${C} _{GG}$ remains essentially unchanged as $N_{\rm CH,CO}$ increases as shown in Fig. 14(b). In addition, Fig. 15(a) shows that the $V_{\rm TH}$ of the NCHJ-CD-LTFET was lower than that without the ferroelectric layer. As shown in Fig. 15(b), ${SS}_{\rm AVE}$ decreases with an increase in $N_{\rm CH,CO}$ at $T_{\rm FE} = 1.5$ nm. In particular, when $N_{\rm CH,CO}$ was $1.3 \times 10 ^{19}$ cm${}^{-3}$, $I_{\rm OFF}$ with a 1.5-nm-thick ferroelectric layer decreased significantly, as shown in Fig. 15(b). This is because owing to the negative-capacitance effects, the ferroelectric layer amplified the internal gate voltage, increasing in channel surface potential, reducing $V_{\rm TH}$. Simultaneously, some electrons that could not initially tunnel in the subthreshold region could tunnel from the source to the channel. Thus, ${SS}_{\rm AVE}$ decreased. When $N_{\rm CH,CO}$ was $1.3 \times 10^{19}$ cm${}^{-3}$, the ferroelectric layer inhibited the tunneling of overlapping bands owing to heavy doping. As shown in Fig. 16(a), compared with the transistor without a ferroelectric layer, no electrons tunneled in the corner for the NCHJ-CD-LTFET at $V_{\rm GS} = 0$ V and $V_{\rm DS} = 0.5$ V.

Finally, the thickness of the ferroelectric layer and doping concentration of the corner doping region were adjusted to improve the electrical characteristics of the transistor, as shown in Fig. 16(b). Table 2 presents the key performance parameters of the LG-HJ-TFET, HJ-CD-LTFET and NCHJ-CD-LTFET.

Fig. 11. Transfer characteristics at $N_{\rm CH,CO}$ = 5 ? 10${}^{18}$ cm${}^{-3}$ with different $T_{\rm FE}$ values.

../../Resources/ieie/JSTS.2025.25.1.30/fig11.png

Fig. 12. (a) FE Polarization at $T_{\rm FE} = 2$ nm. (b) BTBT diagram at $V_{\rm DS} = 0.5$ V with $T_{\rm FE} = 2$ nm.

../../Resources/ieie/JSTS.2025.25.1.30/fig12.png

Fig. 13. (a)$C_{GG}$ of the NCHJ-CD-LTFET at different $T_{\rm FE}$ values. (b) S-curve of the NCHJ-CD-LTFET and the operating region for $V_{\rm DS} = 0.5$ V.

../../Resources/ieie/JSTS.2025.25.1.30/fig13.png

Fig. 14. (a) Transfer characteristics of the NCHJ-CD-LTFET with different values of $T_{\rm FE}$ and $N_{\rm CH,CO}$. (b) C${}_{GG}$ of the NCHJ-CD-LTFET at different $N_{\rm CH,CO}$ values.

../../Resources/ieie/JSTS.2025.25.1.30/fig14.png

Fig. 15. (a) $V_{\rm TH}$ of the NCHJ-CD-LTFET with different values of $T_{\rm FE}$ and $N_{\rm CH,CO}$. (b) $I_{\rm OFF}$ of the NCHJ-CD-LTFET with different values of $T_{\rm FE}$ and $N_{\rm CH,CO}$, and ${SS}_{\rm AVE}$ of the NCHJ-CD-LTFET with different values of $N_{\rm CH,CO}$ at $T_{\rm FE} = 1.5$ nm.

../../Resources/ieie/JSTS.2025.25.1.30/fig15.png

Fig. 16. (a) BTBT diagrams at $N_{\rm CH,CO} = 1.3 \times 10^{19}$ cm${}^{-3}$ with $T_{\rm FE} = 1.5$ nm and without the ferroelectric layer. (b) Transfer characteristics of the NCHJ-CD-LTFET and LG-HJ-TFET at $V_{\rm DS} = 0.5$ V.

../../Resources/ieie/JSTS.2025.25.1.30/fig16.png

Table 2. Key parameters of the LG-HJ-TFET, HJ-CD-LTFET and NCHJ-CD-LTFET.

LG-HJ-TFET

HJ-CD-LTFET

NCHJ-CD-LTFET

ION (μA/μm)

13.02

16.87

20.58

ION/IOFF

1.016 × 108

1.282 × 108

1.555 × 108

VTH (V)

0.221

0.180

0.145

SSAVE (mV/decade)

28.08

28.78

24.92

IV. CONCLUSION

An NCHJ-CD-LTFET was developed on the basis of the L-shaped-gate TFET and analyzed using TCAD simulations. In contrast to the LG-HJ-TFET, channel doping can modulate the energy bands, narrowing the bandgap between the source and channel, and reducing the threshold voltage. Meanwhile, regulating the ferroelectric-layer thickness via heavy doping can further improve the electrical performance. In particular, when the energy bands overlap in the corner doping region at $N_{\rm CH,CO} = 1.3 \times 10^{19}$ cm${}^{-3}$ with $V_{\rm GS} = 0$ V, the ferroelectric layer can reduce $I_{\rm OFF}$ and the power consumption through negative-capacitance effects. Adjusting the doping concentration of the channel corner region and the thickness of the ferroelectric layer increased the $I_{\rm ON}$ and $I_{\rm ON}$/$I_{\rm OFF}$ of the NCHJ-CD-LTFET by 58% and 53%, respectively, and reduced $V_{\rm TH}$ and ${SS}_{\rm AVE}$ by 34% and 11%, respectively.

ACKNOWLEDGMENTS

This work is supported by Zhejiang Provincial Natural Science Foundation of China (Grant no. LY22F040001), and National Natural Science Foundation of China (Grant no. 62071160).

References

1 
A. M. Ionescu, H. Riel, ``Tunnel field-effect transistors as energy-efficient electronic switches,'' Nature, vol. 479, no. 7373, pp. 329-337, Nov. 2011.DOI
2 
D. J. Frank, R. H. Dennard, E. Nowak, et al, ``Device scaling limits of Si MOSFETs and their application dependencies,'' Proceedings of IEEE, vol. 89, no. 3, pp. 259-288, Mar. 2001.DOI
3 
P. Y. Wang and B. Y. Tsui, ``Band engineering to improve average subthreshold swing by suppressing low electric field band-to-band tunneling with epitaxial tunnel layer tunnel FET structure,'' IEEE Transactions on Nanotechnology, vol. 15, no. 1, pp. 74-79, Nov. 2015.DOI
4 
P. Long, E. Wilson, J. Z. Huang, et al., ``Design and simulation of GaSb/InAs 2D transmission-enhanced tunneling FETs,'' IEEE Electron Device Letters, vol. 37, no. 1, pp. 107-110, Nov. 2015.DOI
5 
J. H. Kim, S. Kim, and B. G. Park, ``Double-gate TFET with vertical channel sandwiched by lightly doped Si,'' IEEE Transactions on Electron Devices, vol. 66, no. 4, pp. 1656-1661, Feb. 2019.DOI
6 
J. T. Lin, T. C. Wang, W. H. Lee, et al, ``Characteristics of recessed-gate TFETs with line tunneling,'' IEEE transactions on Electron Devices, vol. 65, no. 2, pp. 769-775, Jan. 2018.DOI
7 
P. Long, E. Wilson, J. Z. Huang, et al, ``Design and simulation of GaSb/InAs 2D transmission-enhanced tunneling FETs,'' IEEE Electron Device Letters, vol. 37, no. 1, pp. 107-110, Nov. 2015.DOI
8 
E. Memisevic, J. Svensson, M. Hellenbrand, et al, ``Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S$= 48$ mV/decade and I$_{\rm on}=10$ $\mu$A/$|mu$m for I$_{\rm off}=1$ nA/$\mu$m at V$_{\rm DS}=0.3$ V,'' IEEE International Electron Devices Meeting (IEDM), pp. 19.1.1-19.1.4, Dec. 2016.DOI
9 
W. Y. Choi, B. G. Park, J. D. Lee, et al., ``Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec,'' IEEE Electron Device Letters, vol. 28, no. 8, pp. 743-745, Aug. 2007.DOI
10 
P. Goyal, G. Srivastava, S. Rewari, et al., ``Controlling ambipolarity and rising ion in TFETs for enhanced reliability: A review,'' Proc. of 2020 5th IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE), pp. 1-6, Dec. 2020.DOI
11 
M. U. Haque and P. Vimala, ``Boosting ON-current in tunnel FETs (TFETs): A review,'' Proc. of 2022 6th International Conference on Devices, Circuits and Systems (ICDCS), pp. 294-298, Apr. 2022.DOI
12 
S. W. Kim, W. Y. Choi, M. C. Sun, et al., ``Design guideline of Si-based L-shaped tunneling field-effect transistors,'' Japanese Journal of Applied Physics, vol. 51, no. 6S, 06FE09, Jun. 2012.DOI
13 
S. W. Kim, J. H. Kim, T. J. K. Liu, et al., ``Demonstration of L-shaped tunnel field-effect transistors,'' IEEE transactions on Electron Devices, vol. 63, no. 4, pp. 1774-1778, Apr. 2016.DOI
14 
P. C. Shih, W. C. Hou, and J. Y. Li, ``A U-gate InGaAs/GaAsSb hetero junction TFET of tunneling normal to the gate with separate control over ON-and OFF-state current,'' IEEE Electron Device Letters, vol. 38, no. 12, pp. 1751-1754, Dec. 2017.DOI
15 
T. Ashok and C. K. Pandey, ``Investigation of novel Z-shaped gate TFET with improved device characteristics,'' Proc. of 2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON), pp. 500-504, Nov. 2022.DOI
16 
H. W. Kim and D. Kwon, ``Steep switching characteristics of L-shaped tunnel FET with doping engineering,'' IEEE Journal of Electron Devices Society, vol. 9, pp. 359-364, Mar. 2021.DOI
17 
P. Ghosh and B. Bhowmick, ``Investigation of electrical characteristics in a ferroelectric L-patterned gate dual tunnel diode TFET,'' IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol. 67, no. 11, pp. 2440-2444, Nov. 2020.DOI
18 
H. W. Kim and D. Kwon, ``Gate-normal negative capacitance tunnel field-effect transistor (TFET) with channel doing engineering,'' IEEE Transactions on Nanotechnology, vol. 20, pp. 278-281, Mar. 2021.DOI
19 
V. P. H. Hu, H. H. Lin, Y. K. Lin, et al, ``Optimization of negative-capacitance vertical-tunnel FET (NCVT-FET),'' IEEE Transactions on Electron Devices, vol. 67, no. 6, pp. 2593-2599, Apr. 2020.DOI
20 
B. Ma, S. Chen, S. Wang, et al, ``A novel L-gate InGaAs/GaAsSb TFET with improved performance and suppressed ambipolar effect,'' Micromachines, vol. 13, no. 9, pp. 1474, Sep. 2022.DOI
21 
Synopsys, Sentaurus Device User Guide, Version O-2018.06, Mountain View, CA, USA, 2018.URL
22 
M. H. Lee, J. C. Lin, Y. T. Wei, et al, ``Ferroelectric negative capacitance hetero-tunnel field-effect-transistors with internal voltage amplification,'' Proc. of 2013 IEEE International Electron Devices Meeting, pp. 4.5.1-4.5.4, Dec., 2013.DOI
23 
D. Kwon, S. Cheema, N. Shanker, et al, ``Negative capacitance FET with 1.8-nm-thick Zr-doped HfO$_2$oxide,'' IEEE Electron Device Letters, pp. 993-996, Apr. 2019.DOI
24 
D. W. Kwon, H. W. Kim, J. H. Kim, et al, ``Effects of localized body doping on switching characteristics of tunnel FET inverters with vertical structures,'' IEEE Transactions on Electron Devices, vol. 64, no. 4, pp. 1799-1805, Mar. 2017.DOI
25 
G. Karbasian, A. Tan, A. Yadav, et al, ``Ferroelectricity in HfO$_2$ thin films as a function of Zr doping,'' Proc. of International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), IEEE, pp. 1-2, Apr. 2017.DOI
26 
V. P. H. Hu, P. C. Chiu, and Y. C. Lu, ``Impact of work function variation, line-edge roughness, and ferroelectric properties variation on negative capacitance FETs,'' IEEE Journal of Electron Devices Society, vol. 7, pp. 295-302, Feb. 2019.DOI
27 
H. D. Xiong and J. S. Suehle, ``Spatial probing of traps in nMOSFET with ALD HfO$_2$/SiO$_2$ stacks using low frequency noise characteristics,'' Proc. of 2006 IEEE International Integrated Reliability Workshop Final Report, pp. 111-115, Oct. 2006.DOI
28 
D. Jimenez, E. Miranda, and A. Godoy, ``Analytic model for the surface potential and drain current in negative capacitance field-effect transistors,'' IEEE Transactions on Electron Devices, vol. 57, no. 4, pp. 2405-2409, Aug. 2010.DOI
29 
C. W. Yeung, A. I. Khan, S. Salahuddin, et al, ``Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs,'' Proc. of 2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S), pp. 1-2, Oct. 2013.DOI
Xinfeng Zheng
../../Resources/ieie/JSTS.2025.25.1.30/au1.png

Xinfeng Zheng received the B.S. degree in Optoelectronic Information Science and Engineering from Changsha University in 2022. He is currently working toward the M.S. degree in integrated devices and circuits at Hangzhou Dianzi University.

Weifeng Lü
../../Resources/ieie/JSTS.2025.25.1.30/au2.png

Weifeng Lü received the B.S. degree in information engineering in 2001, and M.S. and Ph. D. degrees in electronic science and technology from Zhejiang University, in 2004 and 2011, respectively. He joined the School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China in 2004 as a Lecture from 2005 to 2014 and as an associate Prof. from 2016. He was a visiting scholar at The University of Texas at Austin. Austin, TX, USA. His research interests mainly include design for manufacturing, statistical modeling of process variations, and nanometer CMOS devices.

Honglei Huo
../../Resources/ieie/JSTS.2025.25.1.30/au3.png

Honglei Huo received the B.S. degree in Electronic Information Engineering from Inner Mongolia Minzu University in 2020. He is currently working toward the M.S. degree in integrated devices and circuits at Hangzhou Dianzi University.

Shuaiwei Zhao
../../Resources/ieie/JSTS.2025.25.1.30/au4.png

Shuaiwei Zhao received the B.S. degree in Electronic Science and Technology from Henan University of Science and Technology in 2022. He is currently working toward the M.S. degree in integrated devices and circuits at Hangzhou Dianzi University.

Yubin Wang
../../Resources/ieie/JSTS.2025.25.1.30/au5.png

Yubin Wang received the B.S. degree in Electronic Information Engineering from South-Central Minzu University in 2022. He is currently working toward the M.S. degree in integrated devices and circuits at Hangzhou Dianzi University.