Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-02 (Vol.25 No.01)
  4. 10.5573/JSTS.2025.25.1.1
XML PDF INFO REF

References

1 
Kin P. Cheung, ``On the 60 mV/dec @300 K limit for MOSFET subthreshold swing,'' Proc. of 2010 International Symposium on VLSI Technology, System and Application, Hsinchu, Taiwan, pp. 72-73, 2010,.doi: 10.1109/VTSA.2010.5488941DOI
2 
K. Im, M. Kim, Y. Kim, D. Lim, and S. Kim, ``Research on silicon nanowire transistors for future wearable electronic systems,'' Vacuum Mgazine, Korea Science, pp. 15-18, 2016.doi: 10.5757/vacmac.3.3.15DOI
3 
J. Chowdhury, A. Sarkar, K. Mahapatra, and J. K. Das, ``More-than-moore steep slope devices for higher frequency switching applications: A designer's perspective,'' Physica Scripta, IOP, 2024.doi: 10.1088/1402-4896/ad2da2DOI
4 
C. Lee, J. Sung, and C. Shin, ``Understanding of feedback field-effect transistor and its applications,'' Appl. Sci., vol. 10, 3070, 2020.doi: 10.3390/app10093070DOI
5 
J. Lee, M. Cha, and M. -W. Kwon, ``Charge trap flash structure with feedback field effect transistor for processing in memory,'' Journal of Semiconductor Technology and Science, IEIE, vol. 23, no. 5 pp. 295-302, 2023.doi: 10.5573/JSTS.2023.23.5.295DOI
6 
H. Liu, A. T. Neal and P. D. Ye, ``Channel length scaling of MoS2 MOSFETs,'' ACS NANO, ACS Publication, vol. 6, no. 10, 2012.doi: 10.1021/nn303513cDOI
7 
S. K. Sinha and S. Chaudhury, ``Impact of oxide thickness on gate capacitance - A comprehensive analysis on MOSFET, Nanowire FET, AND CNTFET,'' IEEE Transactions on Nanotechnology, IEEE, vol. 12, no. 6, pp. 958-964, 2013.doi: 10.1109/TNANO.2013.2278021DOI
8 
B.-J. Park, H.-S. Kim, and S.-H. Hahm, ``Interface trap effects on the output characteristics of GaN Schottky barrier,'' Journal of Sensor Science And Technology, KSS, vol. 31, no. 4, pp, 271-277, 2022.doi: 10.46670/JSST.2022.31.4.271DOI
9 
Y. Yang, Y. -S. Park, J. Son, K. Cho, and S. Kim, ``Simulation studies on electrical characteristics of silicon nanowire feedback field-effect transistors with interface trap charges,'' Scientific Reports, Nature, 2021.doi: 10.1038/s41598-021-98182DOI
10 
H. Jafari, S. A. H. Feghhi, and S. Boorboor, ``The effect of interface trapped charge on threshold voltage shift estimation for gamma irradiated MOS device,'' Radiation Measurements, Elservier, vol. 63, pp. 69-77, 2014.doi: 10.1016/j.radmeas.2014.12.008DOI
11 
S. S. Katta, T. Kumari, S. Das, and P. K. Tiwari, ``Design and performance assessment of a vertical feedback FET,'' Microelectronics Journal, Elsevier, vol. 137, 2023.doi: 10.1016/j.mejo.20 23.105806DOI
12 
M.-W. Kwon, M.-H. Baek, S. Hwang, K. Park, T. Jang, T. kim, J. Lee, S. Cho, and B.-G. Park, ``Integrate-and-fire neuron circuit using positive feedback field effect transistor for low power operation,'' Journal of Applied Physics, AIP Publishing, vol. 124, no. 15, 2018.doi: 10.1063/1.5031929DOI
13 
J. Lee and M.-W. Kwon, ``Positive feedback field effect transistor based on vertical NAND flash structure for in-memory computing,'' JJAP, The Japan Society of Applied Physics, vol. 63, 2024.doi: 10.35848/1347-4065/ad18a1DOI