Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-12 (Vol.24 No.06)
  4. 10.5573/JSTS.2024.24.6.557
XML PDF INFO REF

References

1 
B. Yu, et al., “FinFET scaling to 10 nm gate length,” in Digest. International Electron Devices Meeting, Dec., 2002, pp. 251-254. doi: 10.1109/IEDM.2002.1175825DOI
2 
A. Maniyar, et al., “Impact of Process-Induced Inclined Sidewalls On Small Signal Parameters of Silicon Nanowire GAA MOSFET,” in TENCON 2023 - 2023 IEEE Region 10 Conference, Nov. 2023, pp. 1272-1276. doi: 10.1109/TENCON58879.2023.10322347DOI
3 
A. P. Singh, et al., “Recessed-Source/Drain Junctionless GAA MOSFETs and their Sensitivity to Temperature: A Machine learning based Analysis,” in 2023 International Conference on Next Generation Electronics (NEleX), Jul., 2023, pp. 1-6. doi: 10.1109/NEleX59773.2023.10421160DOI
4 
A. Maniyar, et al., “Impact of Process-Induced Inclined Side-Walls on Gate Leakage Current of Nanowire GAA MOSFETs,” IEEE Trans. Electron Devices, Vol. 71, No. 3, pp. 2196-2202, 2024. doi: 10.1109/TED.2024.3357434DOI
5 
I. C. Cherik and S. Mohammadi, “A Novel Fin-Shape Double-Gate GaAs p-MOSFET With Intrinsic Source and Enhanced Switching Performance,” IEEE Trans. on Dielectr. Electr. Insul., Vol. 31, No. 3, pp. 1137-1142, 2024. doi: 10.1109/TDEI.2024.3357055DOI
6 
P. Singh, et al., “Ultra Thin Finger-Like Source Region-Based TFET: Temperature Sensor,” IEEE Sens. Lett., Vol. 8, No. 5, pp. 1-4, 2024. doi: 10.1109/LSENS.2024.3390689DOI
7 
G. Rangasamy, Z. Zhu, and L.-E. Wernersson, “High Current Density Vertical Nanowire TFETs With I₆₀ > 1 μA/μm,” IEEE Access, Vol. 11, pp. 95692-95696, 2023. doi: 10.1109/ACCESS.2023.3310253DOI
8 
F. Zhang et al., “Capacitance Modeling With Charge Partitions Covering Full-Region Operations of TFETs,” IEEE Trans. Electron Devices, Vol. 71, No. 7, pp. 4373-4380, 2024. doi: 10.1109/TED.2024.3403801DOI
9 
F. Zhang et al., “A Surface Potential Based Full-Region Current Model for Doping Segregated TFETs,” IEEE Trans. Electron Devices, Vol. 71, No. 1, pp. 46-53, 2024. doi: 10.1109/TED.2023.3282195DOI
10 
G. Rangasamy, et al., “TFET Circuit Configurations Operating Below 60 mV/dec,” IEEE Trans. Nanotechnol., Vol. 23, pp. 441-447, 2024. doi: 10.1109/TNANO.2024.3407360DOI
11 
Y. Guan, Z. Dou, J. Lu, S. Huang, and H. Chen, “An Accurate and Full-Range Analytical Current Model for Nanowire Heterojunction TFET,” IEEE Trans. Electron Devices, Vol. 70, No. 11, pp. 6004-6011, 2023. doi: 10.1109/TED.2023.3312625DOI
12 
J.-T. Lin and H.-S. Ho, “Ge/GaAs Heterostructure TFET With Schottky Contact to Suppress Ambipolar and Trap-Assisted Tunneling,” IEEE Trans. Electron Devices, Vol. 70, No. 11, pp. 6049-6056, 2023. doi: 10.1109/TED.2023.3318522DOI
13 
C.-C. Tien and Y.-H. Lin, “Vertical-Stack Nanowire Structure of MOS Inverter and TFET Inverter in Low-Temperature Application,” IEEE Access, Vol. 12, pp. 83629-83637, 2024. doi: 10.1109/ACCESS.2024.3410677DOI
14 
S. Gayen, S. Tewari, and A. Chattopadhyay, “A Judicious Exploitation of Electrical Characteristics of a Unique GeSn TFET With Corner-Point for Sensing S-Protein Biomarker,” IEEE Trans. Nanotechnol., Vol. 23, pp. 467-473, 2024. doi: 10.1109/TNANO.2024.3409055DOI
15 
R. K. P, T. R, B. T. S, and K. S, “A Comprehensive Review and Comparative Analysis the TFET and DG-JL-TFET,” in 2024 Ninth International Conference on Science Technology Engineering and Mathematics (ICONSTEM), 2024, pp. 1-6. doi: 10.1109/ICONSTEM60960.2024.10568878DOI
16 
S. Verma, M. K. Rai, V. K. S. Yadav, and S. Rai, “Analysis of III-V Heterojunction TFET for High-Frequency Analog Applications,” J. Electron Mater., Apr., 2024. doi: 10.1007/s11664-024-11261-zDOI
17 
M. Ryu and W. Y. Choi, “Surface Stoichiometry Dependence of Ambipolar SiGe Tunnel Field-effect Transistors and Its Effect on the Transient Performance Improvement,” Journal of Semiconductor Technology and Science, Vol. 24, No. 1, pp. 1-7, 2024. doi: 10.5573/JSTS.2024.24.1.1DOI
18 
M. G. Jeon, K. Lee, S. Kim, G. Kim, and J. H. Kim, “Doping-less Tunnel Field-effect Transistor with a Gate Insulator Stack to Adjust Tunnel Barrier,” Journal of Semiconductor Technology and Science, Vol. 22, No. 2, pp. 61-68, Apr. 2022. doi: 10.5573/JSTS.2022.22.2.61DOI
19 
S. Y. Jung and J. H. Kim, “Investigating Work-Function Variation with a Gate Insulator Stack Based Dopingless Tunnel Field-Effect Transistors,” in 2023 International Conference on Electronics, Information, and Communication (ICEIC), Jan., 2023, pp. 1-4. doi: 10URL
20 
J. Mas, et al., “CNN Inference acceleration using low-power devices for human monitoring and security scenarios,” Computers and Electrical Engineering, Vol. 88, Dec. 2020. doi: 10.1016/j.compeleceng.2020.106859DOI
21 
S. Markov, et al., “Statistical variability in scaled generations of n-channel UTB-FD-SOI MOSFETs under the influence of RDF, LER, OTF and MGG,” in 2012 IEEE International SOI Conference (SOI), Oct., 2012, pp. 1-2. doi: 10.1109/SOI.2012.6404365DOI
22 
M.-H. Chiang, et al., “Random Dopant Fluctuation in Limited-Width FinFET Technologies,” IEEE Trans. Electron Devices, Vol. 54, No. 8, pp. 2055-2060, 2007. doi: 10.1109/TED.2007.901154DOI
23 
A. R. Brown, N. M. Idris, J. R. Watling, and A. Asenov, “Impact of Metal Gate Granularity on Threshold Voltage Variability: A Full-Scale Three-Dimensional Statistical Simulation Study,” IEEE Electron Device Lett., Vol. 31, No. 11, pp. 1199-1201, 2010. doi: 10.1109/LED.2010.2069080DOI
24 
C. Shin, X. Sun, and T.-J. K. Liu, “Study of Random-Dopant-Fluctuation (RDF) Effects for the Trigate Bulk MOSFET,” IEEE Trans. Electron Devices, Vol. 56, No. 7, pp. 1538-1542, 2009. doi: 10.1109/TED.2009.2020321DOI
25 
L. Gu, R. Liang, J. Xu, T.-L. Ren, and J. Wang, “Study of Work-Function Variation Effects in Multigate Tunneling Field Effect Transistors,” in 2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC), Jun., 2018, pp. 1-2. doi: 10.1109/EDSSC.2018.8487154DOI
26 
K. Ko, M. Kang, J. Jeon, and H. Shin, “Compact Model Strategy of Metal-Gate Work-Function Variation for Ultrascaled FinFET and Vertical GAA FETs,” IEEE Trans Electron Devices, Vol. 66, No. 3, pp. 1613-1616, 2019. doi: 10.1109/TED.2019.2891677DOI
27 
E. Mohapatra, D. Jena, S. Das, J. Jena, and T. Dash, “Work-Function Variability impact on the performance of Vertically Stacked GAA FETs for sub-7nm Technology Node,” in 2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON), Dec., 2022, pp. 440-444. doi: 10.1109/EDKCON56221.2022.10032850DOI
28 
D. W. Kwon et al., “Effects of Localized Body Doping on Switching Characteristics of Tunnel FET Inverters With Vertical Structures,” IEEE Trans. Electron Devices, Vol. 64, No. 4, pp. 1799-1805, 2017. doi: 10.1109/TED.2017.2669365DOI
29 
A.-J. Annema, “Low-power bandgap references featuring DTMOSTs,” IEEE J. Solid-State Circuits, Vol. 34, No. 7, pp. 949-955, 1999. doi: 10.1109/4.772409DOI
30 
N. Kumar and A. Raman, “Prospective Sensing Applications of Novel Heteromaterial Based Dopingless Nanowire-TFET at Low Operating Voltage,” IEEE Trans. Nanotechnol., Vol. 19, pp. 527-534, 2020. doi: 10.1109/TNANO.2020.3005026DOI
31 
S. Singh, et al., “Investigation of N + SiGe juntionless vertical TFET with gate stack for gas sensing application,” Appl. Phys. A Mater. Sci. Process., Vol. 127, No. 9, Sep. 2021. doi: 10.1007/s00339-021-04880-4DOI