L. Tran et. al, “An ultra-low-power neural signal acquisition analog front-end IC”, Microelectronics Journal, vol. 107, Jan. 2021.

H. S. Kim et. al, " An ultra low-power low-noise neural recording analog front-end IC for implantable devices", Journal of Semiconductor Technololgy and Science, vol. 18, no. 4, pp. 454-460, Aug. 2018

V. Chaturvedi et al., “An area-efficient noise-adaptive neural amplifier in 130 nm CMOS technology,” IEEE Journal on emerging and selected topics in circuits and systems, vol. 1, no. 4, pp. 536-545, 2011.

J.-Y. Son et al., “An implantable neural stimulator IC with anodic current pulse modulation based active charge balancing”, IEEE Access, vol. 8, pp. 136449-136458, 2020

X. Thanh Pham et al., “A 1.9 µW 127 nV/√Hz bio chopper amplifier using a noise-efficient common mode cancelation loop” 2022 International Conference on Advanced Technologies for Communications (ATC), 2022, pp. 116-120.

H. Chandrakumar et al., “An 80-mVpp linear-input range, 1.6-G Ω input impedance, low-power chopper amplifier for closed-loop neural recording that is tolerant to 650-mVpp common-mode interference,” IEEE J. Solid-State Circuits (JSSC), vol. 52, no. 11, pp. 2811-2828, Nov. 2017.

H. Chandrakumar et al., “A high dynamic-range neural recording chopper amplifier for simultaneous Neural recording and stimulation,” IEEE J. Solid-State Circuits (JSSC), vol. 52, no. 3, pp. 645-656, Mar. 2017.

Y. Wang et al., “A closed-loop neuromodulation chipset with 2-level classification achieving 1.5-Vpp CM interference tolerance, 35-dB Stimulation artifact rejection in 0.5 ms and 97.8%-sensitivity seizure Detection,” IEEE Transactions on Biomedical Circuits and Systems (TBCAS), vol. 15, no. 4, pp. 802-819. Aug. 2021.

N. Perez-Prieto et al., “Artifact-aware analogue / mixed-signal front-ends for neural recording applications,” in 2019 IEEE International Symposium on Circuits and Systems (ISCAS), May 2019, pp. 1-5.

D. Luo et al., “Design of a low noise biopotential recorder with high tolerance to power-line interference under 0.8 V power supply,” IEEE Transactions on Biomedical Circuits and Systems (TBCAS), vol. 14, no. 6, pp. 1421-1430, Dec. 2020.

T. Lee et al., “A multimodal neural-recording IC with reconfigurable analog front-ends for improved availability and usability for recording channels,” IEEE Transactions on Biomedical Circuits and Systems (TBCAS), vol. 16, no. 2, pp. 185-199, Apr. 2022.

H. Kim et al., “A constant bandwidth switched-capacitor programmable-gain amplifier utilizing adaptive miller compensation technique,” 2017 30th IEEE International System-on-Chip Conference (ISOCC), 2017, pp. 249-252

J.-C. Chung et al., “An 8-channel power-efficient time-constant-enhanced analog front-end amplifier for neural signal acquisition,” Proc. IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1234-1237. May. 2015.

D. Choi et. al, “A low-power neural signal acquisition analog front-end IC for closed-loop neural interfaces”, Journal of Semiconductor Technololgy and Science, vol. 22, no. 5, pp. 368-375, Oct. 2022

H.-S. Lee et al., “A multi-channel neural recording system with adaptive electrode selection for high-density neural interface”, in IEEE Engineering in Medicine and Biology Society (EMBC), pp. 4306-4309, 2020

S. Fujisawa et al., “Simultaneous electrophysio-logical recordings of ensembles of isolated neurons in rat medial prefrontal cortex and intermediate CA1 area of the hippocampus during a working memory task,” CRCNS, vol. 10, p. K01V5BWK, 2015.