Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-12 (Vol.24 No.06)
  4. 10.5573/JSTS.2024.24.6.501
XML PDF INFO REF

References

1 
E. Yeung and M. A. Horowitz, "A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation," IEEE Journal of Solid-State Circuits, vol. 35, no. 11, pp. 1619-1628, Nov. 2000.DOI
2 
Yi-Ming Wang and Jinn-Shyan Wang, "A low-power half-delay-line fast skew-compensation circuit," IEEE Journal of Solid-State Circuits, vol. 39, no. 6, pp. 906-918, June 2004.DOI
3 
MIPI Alliance Specification for D-PHY, version, 1.2, Aug. 2014.URL
4 
MIPI Alliance Specification for D-PHY, version, 2.0, Nov. 2015.URL
5 
P. -H. Lee and Y. -C. Jang, "A 20-Gb/s Receiver Bridge Chip With Auto-Skew Calibration for MIPI D-PHY Interface," IEEE Transactions on Consumer Electronics, vol. 65, no. 4, pp. 484-492, Nov. 2019.DOI
6 
P. -H. Lee and Y. -C. Jang, “A 3Gbps/Lane MIPI D-PHY Transmission Buffer Chip,” IEICE Transactions on Fundamentals of Electronics, vol. E102-A, pp. 783-787, 2019URL
7 
S. -W. Choi, P. -H Lee, J. -W. Han, S. -D. Kim, Y. -C. Jang, “A MIPI Receiver Bridge Chip Supporting 5-Gb/s/lane D-PHY and 3-Gsymbol/s/lane C-PHY,” Journal of Semiconductir Technology and Science, vol. 20, no. 1, pp. 029-040, Aug. 2020.DOI
8 
S. Parikh, T. Kao, Y. Hidaka, J. Jiang, A. Toda, S. Mcleod, W. Walker, Y. Koyanagi, T. Shibuya, J. Yamada, "A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS," IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 28-29, 2013.DOI
9 
S. Gondi and B. Razavi, "Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers," IEEE Journal of Solid-State Circuits, vol. 42, no. 9, pp. 1999-2011, Sept. 2007.DOI
10 
J. K. Kim and T. S. Kalkur, "High-speed current-mode logic amplifier using positive feedback and feed-forward source-follower techniques for high-speed CMOS I/O buffer," IEEE Journal of Solid-State Circuits, vol. 40, no. 3, pp. 796-802, March 2005.DOI
11 
J. Lee, “A 20 Gb/s Adaptive Equalizer in 0.13-muhboxm CMOS Technology,” IEEE Journal of Solid-State Circuits, vol. 41, no. 9, pp. 2058-2066, Sept. 2006.DOI
12 
D. De Caro, "Glitch-Free NAND-Based Digitally Controlled Delay-Lines," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 1, pp. 55-66, Jan. 2013.DOI
13 
B. Nikolic, V. G. Oklobdzija, V. Stojanovic, Wenyan Jia, James Kar-Shing Chiu and M. Ming-Tak Leung, "Improved sense-amplifier-based flip-flop: design and measurements," IEEE Journal of Solid-State Circuits, vol. 35, no. 6, pp. 876-884, June 2000.DOI
14 
Seung-Jun Bae, Hyung-Joon Chi, Hyung-Rae Kim and Hong-June Park, "A 3Gb/s 8b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients," IEEE International Digest of Technical Papers. Solid-State Circuits Conference, vol. 1, pp. 520-614, Feb. 2005DOI
15 
J. -W. Moon, H. -S. Yoo, H. Choi, I. -W. Park, S. -Y. Kang, J. -B. Kim, H. Chung, K. Kim, D. -H. Lee, K. -J. Song, S. -H. Hyun, I. Sing, Y. -S. Sohn, J. -H. Choi, K. -I. Pakr, S. -J. Jang "An Enhanced Built-off-Test Transceiver with Wide-range, Self-calibration Engine for 3.2 Gb/s/pin DDR4 SDRAM," IEEE Asian Solid-State Circuits Conference, pp. 139-142, Nov. 2018.DOI