Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-10 (Vol.24 No.05)
  4. 10.5573/JSTS.2024.24.5.399
XML PDF INFO REF

References

1 
M. D. Ker and K. C. Hsu, “Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits,” IEEE Transactions on Device Materials and Reliability, Jun. 2005, vol. 5, no. 2, pp. 235-249DOI
2 
A. Amerasekera, C. Duvvury, W. Anderson, H. Gieser, and S. Ramaswamy, ESD in Silicon Integrated Circuits. Chichester, U.K.: Wiley, 2002URL
3 
C.-Y. Lin, G.-L. Huang, and M.-T. Lin, “Compact ESD protection design for CMOS low-noise amplifier,” IEEE Transactions on Electron Devices, Jan. 2020, vol. 67, no. 1, pp. 33-39DOI
4 
K. I. Do, B. B. Song, Y. S. Koo, “A Gate-Grounded NMOS-Based Dual-Directional ESD Protection With High Holding Voltage for 12V Application,” IEEE Transactions on Device and Materials Reliability, Dec. 2020, vol. 20, no. 4, pp. 716-722DOI
5 
Y. Wang, X. Jin, Y. Peng, J. Luo, J. Yang, Z. Zheng, L. Jiang, Z. Zhong “A High Failure-Current Gate-Controlled Dual-Direction SCR for High-Voltage ESD Protection in 0.18-μm BCD Technology,” IEEE Journal of Emerging and Selected Topics in Power Electronics, 2021, vol. 9, no. 1, pp. 994-1001DOI
6 
K. I. Do, Y. S. Koo, “A Novel Low Dynamic Resistance Dual-Directional SCR with High Holding Voltage for 12 V Applications,” IEEE Journal of the Electron Devices Society, 2020, vol. 8, pp. 635-639DOI
7 
J. Guan, Y. Wang, S. Hao, Y. Zheng and X. Jin, "A Novel High Holding Voltage Dual-Direction SCR With Embedded Structure for HV ESD Protection", IEEE Electron Device Letters, 2017, vol. 38, pp. 1716-1719DOI
8 
Y. Wang, X. Jin, L. Yang, Q. Jiang, and H. Yuan, “Robust dual-direction SCR with low trigger voltage, tunable holding voltage for high-voltage ESD protection,” Microelectron. Reliability, 2015, vol. 55, nos. 3-4, pp. 520-526DOI
9 
H. Liang, Q. Xu, L. Zhu, X. Gu, G. Sun, F. Lin, S. Zhang, K. Xiao, Z. Yu, “Design of a Gate Diode Triggered SCR for Dual-Direction High-Voltage ESD Protection,” IEEE Electron Device Letters, 2019 vol. 40, no. 2, pp. 163-166DOI
10 
K. I. Do, J. W. Jung, J. Song, C. H. Jeon, “Design of Dual-Directional SCR Structure With High Holding Voltage and Low Dynamic Resistance for High Voltage ESD Protection,” IEEE Transactions on Electron Devices, 2023, vol. 70, no. 9, pp. 4509-4517DOI
11 
K. I. Do, B. B. Song, Y. S. Koo, “A Novel Dual-Directional SCR Structure With High Holding Voltage for 12-V Applications in 0.13-μm BCD Process,” IEEE Transactions on Electron Devices, 2020, vol. 67, no. 11, pp. 635-639DOI
12 
Z. Liu, J. Vinson, L. Lou, J. J. Liou, “An Improved Bidirectional SCR Structure for Low-Triggering ESD Protection Applications IEEE Electron Device Letters, 2008, vol 29, no. 4, pp. 360-362DOI
13 
J. A. Salcedo, J. J. Liou, Z. Liu, and J. E. Vinson, “TCAD methodology for design of SCR devices for electrostatic discharge (ESD) applications,” IEEE Transactions on Electron Devices, 2007, vol. 54, no. 4, pp. 822-832DOI
14 
Z. Pan, C. Li, M. Di. F. Zhang, A. Wang, “3D TCAD Analysis Enabling ESD Layout Design Optimization,” IEEE Journal of the Electron Devices Society, 2020, vol. 8, pp. 1289-1296DOI
15 
K. I. Do, Y. S. Koo, “A New SCR Structure with High Holding Voltage and Low ON-Resistance for 5-V Applications,” IEEE Transactions on Electron Devices, 2020, vol. 67, no. 3, pp. 1052-1058DOI
16 
M. Kaufmann and T. Ostermann, “Simulation model based on JEDEC JS-001-2014 for circuit simulation of HBM ESD pulses on IC level,” in Proc. 10th Int. Workshop Electromagn. Compat. Integr. Circuits (EMC Compo), 2015, pp. 202-206DOI
17 
ESDA/JEDEC Joint Standard For Electrostatic Discharge Sensitivity Testing Human Body Model (HBM) Component Level, document ANSI/ESDA/ JEDEC JS-001-2014, JEDEC/ESDA Standard, JEDEC/ESD Association, 2014.URL
18 
E. Grund and M. Hernandez, “Obtaining TLP-like information from an HBM simulator,” in Proc. EOS/ESD Symp., Anaheim, CA, USA, 2007, pp. 2A.3-1-2A.3-7DOI
19 
A. Z. H. Wang, On-Chip ESD Protection for Integrated Circuits: An IC Design Perspective. Boston, MA, USA: Kluwer Acad. Publ., 2002.URL
20 
V. A. Vashchenko, A. Shibkov, ESD Design for Analog Circuits, Santa crala, CA, USA: Springer, 2010URL
21 
X. Huang, J. J. Liou, Z. Liu, F. Liu, J. Liu, and H. Cheng, “A new high holding voltage dual-direction SCR with optimized segmented topology,” IEEE Electron Device Letters, 2016, vol. 37, no. 10, pp. 1311-1313DOI
22 
K. I. Do, S. H. Jin, B. S. Lee, Y. S. Koo, “4H-SiC-Based ESD Protection Design with Optimization of Segmented LIGBT for High-Voltage Applications,” IEEE Journal of the Electron Devices Society, 2021, vol. 9, pp. 2168-6734DOI
23 
M. D. Ker, S. F. Hsu, “Evaluation on efficient measurement setup for transient-induced latchup with bi-polar trigger [CMOS IC reliability],” in Proc. IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual, 2005, pp. 17-21DOI
24 
M. D. Ker, S. F. Hsu, “Component-level measurement for transient-induced latch-up in CMOS ICs under system-level ESD considerations,” IEEE Transactions on Device Material and Reliability, 2006, vol. 6, no. 3, pp. 461-472DOI
25 
Q. Cui, J. A. Salcedo, S. Parthasarathy, Y. Zhou, J. J. Liou, J. J. Hajjarm, “High-robustness and low-capacitance silicon controlled rectifier for high-speed I/O ESD protection,” IEEE Electron Device Letters, 2013, vol. 34, no. 2, pp. 178-180DOI
26 
F. Hou, J. Liu, Z. Liu, W. Huang, T. Gong, B. Yu, J. J. Liou,, “New diode-triggered silicon-controlled rectifier for robust electrostatic discharge protection at high temperatures,” IEEE Transactions on Electron Devices, 2019, vol. 66, no. 4, pp. 2044-2048DOI