Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-06 (Vol.24 No.03)
  4. 10.5573/JSTS.2024.24.3.249
XML PDF INFO REF

References

1 
Y. J. Seo and K. H. Kim, “Effects of background doping concentration on electrostatic discharge protection of high voltage operating extended drain N-type MOS device,” Microelectronic Engineering, Vol. 84, No. 1, p. 161-164, 2007.DOI
2 
Byung-Seok Lee and Yong-Seo Koo, “SCR-based ESD Protection Circuit with Low Trigger Voltage and High Robustness by Inserting the NMOS Structure,” Journal of semiconductor Technology and Science, Vol. 19, No. 3, June, 2019.DOI
3 
Kyoung-Il Do and Yong-Seo Koo, “A Design of Whole-chip ESD Protection Circuit with SCR-based I/O and LIGBT-based Power Clamp,” Journal of semiconductor Technology and Science, Vol. 21, No. 1, Feb., 2021.DOI
4 
G. Bosselli, S. Meeuwsen, T. Mouthaan and F. Kuper, “Investigations on double diffused MOS (DMOS) transistors under ESD zap conditions,” in Proc. EOS/ESD Symp., pp. 11-18, 1999.DOI
5 
M. P. J. Mergens, W. Wilkening, S. Mettler, H. Wolf, A. Stricker and W. Fichtner, “Analysis of lateral DMOS power devices under ESD stress conditions,” IEEE Trans. Electron Devices, 47, pp. 2128-2137, 2000.DOI
6 
B. Keppens, M. P. J. Mergens, C. S. Trinh, C. C. Russ, B. V. Camp and K. G. Verhaege, “ESD protection solutions for high voltage technologies,” in Proc. EOS/ESD Symp., pp. 289-298, 2004.DOI
7 
C. Duvvury, F. Carvajal, C. Jones and D. Briggs, “Lateral DMOS design for ESD robustness,” in IEDM Tech. Dig., pp. 375-378, 1997.DOI
8 
K. Kawamoto, S. Takahashi, S. Fujino and I. Shirakawa, “A no-snapback LDMOSFET with automotive ESD endurance,” IEEE Trans. Electron Devices, 49, pp. 2047-2053, 2002.DOI
9 
V. Parthasarathy, V. Khemka, R. Zhu, J. Whitfield, R. Ida and A. Bose, “A double RESURF LDMOS with drain profile engineering for improved ESD robustness,” IEEE Electron Device Lett., 23, pp. 212-214, 2002.DOI
10 
B. C. Jeon, S. C. Lee, J. K. Oh, S. S. Kim, M. K. Han, Y.I. Jung, H. T. So, J. S. Shim and K. H. Kim, “ESD characterization of grounded-gate NMOS with 0.35um/18V technology employing transmission line pulser (TLP) test,” in Proc. EOS/ESD Symp., pp. 362-372, 2002.URL
11 
Y. J. Seo and K. H. Kim, “N-type extended drain silicon-controlled rectifier electrostatic discharge protection device for high-voltage operating input/output applications,” Jpn. J. App. Phys. 46, pp. 2101-2106, 2007.DOI
12 
Y. J. Seo, K. H. Kim, “Characteristics of an extended drain n-type MOS device for electrostatic discharge protection of a LCD driver chip operating at high voltage,” J. Korean Phys. Soc. 50, pp. 897-901, 2007.URL
13 
M. D. Ker and K. H. Lin, “Double snapback characteristics in high-voltage nMOSFETs and the impact to on-chip ESD protection design,” IEEE Electron Device Lett., 25, pp. 640-642, 2004.DOI
14 
K. H. Kim, Y. I. Jung, J. S. Shim, H. T. So, J. H. Lee, L. Y. Hwang, and J. W. Park, “Illumination of double snapback mechanism in high voltage operating grounded gate extended drain n-type metal-oxide-semiconductor field effects transistor electro-static discharge protection devices,” Jpn. J. Appl. Phys. 43, pp. 6930-6936, 2004.DOI
15 
M. Streibl, K. Esmark, A. Sieck, W. Stadler, M. Wendel, J. Szatkowski and H. Goner, "Harnessing the base-pushout effect for ESD protection in bipolar and BiCMOS technologies" in Proc. EOS/ESD Symp., pp. 73-82, 2002.URL
16 
J. E. Barth, K. Verhaege, L. G. Henry, and J. Richner, TLP calibration, correlation, standards, and new techniques, IEEE Trans. Electron. Packaging Manufact., Vol. 24, No. 2, pp. 99-108, 2001.DOI
17 
Y. J. Seo, “Determination of optimal ion implantation conditions to prevent double snapback of high voltage operation DDDNMOS device for ESD protection,” j.inst.Korean.electr.electron.eng, Vol. 26, No. 3, pp. 333-340, 2022.URL