Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-04 (Vol.24 No.02)
  4. 10.5573/JSTS.2024.24.2.128
XML PDF INFO REF

References

1 
J. Mao, M. Guo, S.-W. Sin, and R. P. Martins, “A 14-bit split-pipeline ADC with self-adjusted opamp-sharing duty-cycle and bias current,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 10, pp. 1380-1384, Oct. 2018.DOI
2 
Y. Chen, J. Wang, H. Hu, F. Ye, and J. Ren, “A time-interleaved SAR assisted pipeline ADC with a bias-enhanced ring amplifier,” IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 65, no. 11, pp. 1584-1588, Nov. 2018.DOI
3 
Y. Jie, S. W. Fung, K. Y. Chan, and R. Y. Xu, “A 12-bit 20 MS/s 56.3mW pipelined ADC with interpolation-based nonlinear calibration,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 3, pp. 555-565, Mar. 2012.DOI
4 
J. Zhong, Y. Zhu, S.-W. Sin, U. Seng-Pan, and R. Martins, “Inter-stage gain error self-calibration of a 31.5fJ 10b 470MS/s pipelined-SAR ADC,” in Proc. IEEE A-SSCC, pp. 153-156, Nov. 2012.DOI
5 
J. Zhang, X. Ren, S. Liu, C.-H. Chan, and Z. Zhu, “An 11-bit 100-MS/s pipelined-SAR ADC reusing PVT-stabilized dynamic comparator in 65-nm CMOS,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 67, no. 7, pp. 1174-1178, Jul. 2020.DOI
6 
Y. Park, J. Song, Y. Choi, C. Lim, S. Ahn, and C. Kim, “An 11-b 100-MS/s fully dynamic pipelined ADC using a high-linearity dynamic amplifier,” IEEE J. Solid-State Circuits, vol. 55, no. 9, pp. 2468-2477, Sep. 2020.DOI
7 
J. Li, X. Zeng, L. Xie, J. Chen, J. Zhang, and Y. Guo, “A 1.8-V 22-mW 10-bit 30-MS/s pipelined CMOS ADC for low-power subsampling applications,” IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 321-329, Feb. 2008.DOI
8 
K.-H. Lee, K.-S. Kim, and S.-H. Lee, “A 12 b 50 MS/s 21.6 mW 0.18um CMOS ADC maximally sharing capacitors and op-amps,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 9, pp. 2127-2136, Sep. 2011.DOI
9 
Z. Wang, M. Wang, W. Gu, C. Chen, F. Ye, and J. Ren, “A high-linearity pipelined ADC with opamp split-sharing in a combined front-end of S/H and MDAC1,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 11, pp. 2834-2844, Nov. 2013.DOI
10 
Y.-J. Kim, H.-C. Choi, G.-C. Ahn, and S.-H. Lee, “A 12 bit 50 MS/s CMOS nyquist A/D converter with a fully differential class-AB switched op-amp,” IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 620-628, Mar. 2010.DOI
11 
Y. Kwon, T. Kim, N. Sun, and Y. Chae, “A 348-µW 68.8-dB SNDR 20-MS/s pipelined SAR ADC with a closed-loop two-stage dynamic amplifier,” IEEE Solid-State Circuits Lett., vol. 4, pp. 166-169, Sep. 2021.DOI
12 
L. Luo, K. Lin, L. Cheng, L. Zhou, F. Ye and J. Ren, "A digitally calibrated 14-bit linear 100-MS/s pipelined ADC with wideband sampling frontend," 2009 Proceedings of ESSCIRC, pp. 472-475, Nov. 2009.DOI
13 
Y. Chen, C. Chen, Q. Zhang, F. Ye and J. Ren, ”A 12-bit 200-MS/s sample-and-hold amplifier with a hybrid Miller-Feedforward compensation technique,” 2013 IEEE 10th International Conference on ASIC, pp. 1-4, Oct. 2013.DOI
14 
O. Choksi and L. R. Carley, “Analysis of switched-capacitor common-mode feedback circuit,” IEEE Trans. Circuits and Systems. II: Analog and Digital Signal Processing, vol. 50, no. 12, pp. 906-917, Dec. 2003.DOI
15 
J. Beloso-Legarra, C. A. D. L. Cruz-Blas, A. J. Lopez-Martin, and J. Ramirez-Angulo, “Gain-boosted super class AB OTAs based on nested local feedback,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 68, no. 9, pp. 3562-3573, Sep. 2021.DOI
16 
W. Kim, H.-K. Hong, Y.-J. Roh, H.-W. Kang, S.-I. Hwang, D.-S. Jo, D.-J. Chang, M.-J. Seo, and S.-T. Ryu, et al., “A 0.6 V 12 b 10 MS/s low-noise asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC,” IEEE J. Solid-State Circuits, vol. 51, no. 8, pp. 1826-1839, Aug. 2016.DOI
17 
P. J. A. Harpe, C. Zhou, Y. Bi, N. P. van der Meijs, X. Wang, K. Philips, G. Dolmans, and H. de Groot, “A 26 W 8 bit 10 MS/s asynchronous SAR ADC for low energy radios,” IEEE J. Solid-State Circuits, vol. 46, no. 7, pp. 1585-1595, Jul. 2011.DOI
18 
J.-F. Lin, S.-J. Chang, C.-C. Liu, and C.-H. Huang, “A 10-bit 60-MS/s low-power pipelined ADC with split-capacitor CDS technique,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 3, pp. 163-167, Mar. 2010.DOI
19 
S. Song, C. Park, and J. Choi, “An 11-bit 50-MS/s Pipelined ADC using Circuit-sharing Techniques,” Journal of Semiconductor Technology and Science, vol. 19, no. 4, pp. 364-372, Aug. 2019.DOI
20 
K.-S. Kim, and S.-H. Lee , “A 12b 50 MS/s 21.6 mW 0.18 μm CMOS ADC maximally sharing capacitors and op-amps,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 9, pp. 2127-2136, Sep. 2011.DOI
21 
Y. Lim and M. P. Flynn, “A 1 mW 71.5 dB SNDR 50 MS/s 13 bit fully differential ring amplifier based SAR-assisted pipeline ADC,” IEEE J. Solid-State Circuits, vol. 50, no. 12, pp. 2901-2911, Dec. 2015.DOI