Mobile QR Code QR CODE


G. Haralampos, et. al, “Machine learning applications in IC testing,” European Test Symposium, 2018, ETS 2018, 23rd, pp. 1-10, Jun., 2018.DOI
K. Shu and E. Sánchez-Sinencio, CMOS PLL Synthesizers: Analysis and Design. Springer New York, NY, 2005.URL
K. Wang, A. Swaminathan, and I. Galton, “Spurious tone suppression techniques applied to a wide-bandwidth 2.4 GHz fractional-N PLL,” Solid-State Circuits, IEEE Journal of, Vol. 43, No. 12, pp. 2787-2797, Dec., 2008.DOI
S. Bae, K. Kim, and I. Hwang. “An 180 nm CMOS 1.84-to-3.62 GHz fractional-N frequency synthesizer with skewed-reset PFD for removing noise-folding effect,” IEICE Electronics Express, Vol. 11, No. 15, pp. 1-8, Aug., 2014.DOI
P. Frazier, “A tutorial on Bayesian optimization,” arXiv preprint, arXiv:1807.02811, 2018.DOI
D. Whitley, “A genetic algorithm tutorial,” Statistics and Computing, vol. 4, pp. 65-85, June 1994.DOI
Y. Zhang, D. Apley, and W. Chen, “Bayesian optimization for materials design with mixed quantitative and qualitative variables,” Scientific Reports, Vol. 10, No. 4924, pp. 1-13, Mar., 2020.DOI
W. Lyu, et. al, “Multi-objective Bayesian optimization for analog/RF circuit synthesis,” Annual Design Automation Conference, 2018, DAC 2018, 55th ACM/ESDA/IEEE, 24-28, pp. 1-6, Jun., 2018DOI