Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2023-02 (Vol.23 No.01)
  4. 10.5573/JSTS.2023.23.1.8
XML PDF INFO REF

References

1 
Khan, M. U., Arshad, A., Ume, S., Bukhari, R., Samer, A., and Tariq, F. “Nanoscale CMOS Scaling Trends, Challenges and Their Solutions.” ICAME21, International Conference on Advances in Mechanical Engineering, Pakistan, pp. 1-10, Aug. 2021.URL
2 
Veeraraghavan, S., and Fossum, J. G. “Short-channel effects in SOI MOSFETs.” IEEE Transactions on Electron Devices, vol. 36, no. 3, pp. 522-528, Mar. 1989.DOI
3 
Chandar, D. B., Vadthiya, N., Kumar, A., and Mishra, R. A. “Suppression of short channel effects (SCEs) by dual material gate vertical surrounding gate (DMGVSG) MOSFET: 3-D TCAD simulation.” Procedia Engineering, vol. 64, pp. 125-132, Nov. 2013.DOI
4 
Bangsaruntip, S., Cohen, G. M., Majumdar, A., and Sleight, J. W. “Universality of short-channel effects in undoped-body silicon nanowire MOSFETs.” IEEE Electron Device Letters, vol. 31, no. 9, pp. 903-905, Sep. 2010.DOI
5 
Choi, W. Y., Park, B. G., Lee, J. D., and Liu, T. J. K. “Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec.” IEEE Electron Device Letters, vol. 28, no. 8, pp. 743-745, Aug. 2007.DOI
6 
Zhang, Q., Zhao, W., and Seabaugh, A. “Low-subthreshold-swing tunnel transistors.” IEEE Electron Device Letters, vol. 27, no. 4, pp. 297-300, Apr. 2006.DOI
7 
Appenzeller, J., Lin, Y. M., Knoch, J., Chen, Z., and Avouris, P. “Comparing carbon nanotube transistors-the ideal choice: a novel tunneling device design.” IEEE Transactions on Electron Devices, vol. 52, no. 12, pp. 2568-2576, Dec. 2005.DOI
8 
Avci, U. E., Morris, D. H., and Young, I. A. “Tunnel field-effect transistors: Prospects and challenges.” IEEE Journal of the Electron Devices Society, vol. 3, no. 3, pp. 88-95, Apr. 2015.DOI
9 
Ram, M. S., and Abdi, D. B. “Single grain boundary tunnel field effect transistors on recrystallized polycrystalline silicon: Proposal and investigation.” IEEE Electron Device Letters, vol. 35, no. 10, pp. 989-991, Oct. 2014.DOI
10 
Ram, M. S., and Abdi, D. B. “Single grain boundary dopingless PNPN tunnel FET on recrystallized polysilicon: Proposal and theoretical analysis.” IEEE Journal of the Electron Devices Society, vol. 3, no. 3, pp. 291-296, May. 2015.DOI
11 
Min, S. R., Lee, S. H., Park, J., Kim, G. U., Kang, G. E., Heo, J. H., Yoon, Y. J., Seo, J. H., Jang, J., Bae, J. H., and Kang, I. M. “Simulation of CMOS logic inverter based on vertically stacked polycrystalline silicon nanosheet gate-all-around MOSFET and its electrical characteristics.” Current Applied Physics, pp. 106-115, vol.43, Nov. 2022.DOI
12 
Seon, Y., Chang, J., Yoo, C., and Jeon, J. “Device and circuit exploration of multi-nanosheet transistor for sub-3 nm technology node.” Electronics, vol. 10, no. 2, pp. 180, Jan. 2021.DOI
13 
Cui, N., Liang, R., and Xu, J. “Heteromaterial gate tunnel field effect transistor with lateral energy band profile modulation.” Applied Physics Letters, vol. 98, no. 14, pp. 142105, Apr. 2011.DOI
14 
Seo, J. H., Yoon, Y. J., Yu, E., Sun, W., Shin, H., Kang, I. M., Lee, J. H., and Cho, S. “Fabrication and characterization of a thin-body poly-Si 1T DRAM with charge-trap effect.” IEEE Electron Device Letters, vol. 40, no. 4, pp. 566-569, Apr. 2019.DOI
15 
Sentaurus User's Manual, Version L-2016.03, Synopsys, Mountain View, CA, USA, Mar. 2016.URL