Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2022-06 (Vol.22 No.03)
  4. 10.5573/JSTS.2022.22.3.188
XML PDF INFO REF

References

1 
Chen C., Lee W. S., Parsa R., Chong S., Provine J., Watt J., Howe R. T., Wong H.-S. P., Mitra S., Mar. 2012, Nano-electro-mechanical relays for FPGA routing: experimental demonstration and a design technique, in Proc. Conference on Design, Automation and Test, pp. 1361-1366DOI
2 
Chong S., Lee B., Parizi K. B., Provine J., Mitra S., Howe R. T., Wong H.-S. P., Dec. 2011, Integration of nanoelectromechanical (NEM) relays with silicon CMOS with functional CMOS-NEM circuit, in Proc. Int. Electron Devices Meeting (IEDM), pp. 30.5.1-30.5.4DOI
3 
Choi W. Y., Kim Y. J., Sep. 2015, Three-dimensional integration of complementary metal-oxide-semiconductor-nanoelectromechanical hybrid reconfigurable circuits, IEEE Electron Device Letters, Vol. 36, No. 9, pp. 887-889DOI
4 
Munoz-Gamarra J. L., Uranga A., Barniol N., Feb. 2016., CMOS-NEMS copper switches monolithically integrated using a 65 nm CMOS technology, Micromachines, Vol. 7, No. 2DOI
5 
Chen C., Parsa R., Patil N., Chong S., Akarvardar K., Provine J., Lewis D., Watt J., Howe R. T., Wong H.-S. P., Mitra S., Feb. 2010, Efficient FPGAs using nanoelectromechanical relays, in Proc. Int. Symp. on Field-Programmable Gate Arrays, pp. 273-282DOI
6 
Dong C., Chen C., Mitra S., Chen D., Jun. 2011, Architecture and performance evaluation of 3D CMOS-NEM FPGA, in Proc. System Level Interconnect Prediction Workshop, pp. 1-8DOI
7 
Song S.-H., Chun K. C., Kim C. H., Aug. 2014, A bit-by-bit re-writable eflash in a generic 65 nm logic process for moderate-density nonvolatile memory applications, IEEE J. Solid-State Circuits, Vol. 49, No. 8, pp. 1861-1871DOI
8 
Kam H., King Liu T.-J., Stojanovic V., Markovic D., Alon E., Jan. 2011, Design, optimization, and scaling of MEM relays for ultra-low-power digital logic, IEEE Transactions on Electron Devices, Vol. 58, No. 1, pp. 236-250DOI
9 
Choi W. Y., Osabe T., King Liu T.-J., Dec. 2008, Nano-electro-mechanical nonvolatile memory (NEMory) cell design and scaling, IEEE Trans. Electron Devices, Vol. 55, No. 12, pp. 3482-3488DOI
10 
Lee H. M., Choi W. Y., Feb. 2017, Switching voltage modeling of nano-electromechanical (NEM) memory switches, The 24th Korean Conference on Semiconductors (KCS), pp. 32Google Search
11 
Kim Y. J., Choi W. Y., Feb. 2015, Nonvolatile nanoelectromechanical memory switches for low-power and high-speed field-programmable gate arrays, IEEE Transactions on Electron Devices, Vol. 62, No. 2, pp. 673-679DOI
12 
Kwon H. S., Kim S. K., Choi W. Y., Sep. 2017, Monolithic three-dimensional 65-nm CMOS-nanoelectromechanical reconfigurable logic for sub-1.2-V operation, IEEE Electron Device Letters, Vol. 38, No. 9, pp. 1317-1320DOI
13 
Jeon J., Pott V., Kam H., Nathanael R., Alon E., Liu T. K., April 2010, Perfectly Complementary Relay Design for Digital Logic Applications, IEEE Electron Device Letters, Vol. 31, No. 4, pp. 371-373DOI
14 
Choi W. Y., Jan. 2010, Three-Dimensional Stackable Electromechanical Nonvolatile Memory Cell (H Cell) for Four-Bit Operation, IEEE Electron Device Letters, Vol. 31, No. 1, pp. 29-31DOI
15 
Lee K., Choi W. Y., Apr. 2011, Nanoelectromechanical Memory Cell (T Cell) for Low-Cost Embedded Nonvolatile Memory Applications, IEEE Transactions on Electron Devices, Vol. 58, No. 4, pp. 1264-1267DOI
16 
Chong S., Lee B., Mitra S., Howe R. T., Wong. H. -S. P., Jan. 2012, Integration of Nanoelectromechanical Relays With Silicon nMOS, IEEE Transactions on Electron Devices, Vol. 59, No. 1, pp. 255-258DOI
17 
Kuon I., Tessier R., Rose. J., 2007, FPGA architecture: Survey and challenges, foundations and trends r in electronic design automation., Foundations and Trends in Electronic Design Automation, Vol. 2, No. 2, pp. 135-253Google Search
18 
Axelsson S., Campbell E. E. B., Jonsson L. M., Kinaret J., Lee S. W., Park Y. W., Sveningsson. M., 2005, Theoretical and experimental investigations of three-terminal carbon nanotube relays, New Journal of Physics, Vol. 7, pp. 245DOI
19 
Hayamizu Y., Yamada T., Mizuno K., Davis R. C., Futaba D. N., Yumura M., Hata. K., 2008, Integrated three-dimensional micro-electromechanical devices from processable carbon nanotube wafers., Nature Nanotechnology, Vol. 3, pp. 289-294DOI
20 
Tatum L. P., Sikder U., Liu. T. -J. K., 2021, Design technology co-optimization for back-end-of-line nonvolatile NEM switch arrays, IEEE Transactions on Electron Devices, Vol. 68, No. 4, pp. 1471-1477DOI
21 
Yoon J., Kwon H. S., Choi W. Y., Jan. 2022, Multi-Layer Nanoelectromechanical (NEM) Memory Switches for Multi-Path Routing., IEEE Electron Device Letters, Vol. 43, No. 1, pp. 162-165DOI
22 
Soon B. W., Ng E. J., Qian Y., Singh N., Tsai M. J., Lee C., Aug. 2013, A bi-stable nanoelectromechanical nonvolatile memory based on van der Waals force, Applied Physics. Letter., Vol. 103, No. 5, pp. 053122-053122DOI
23 
DelRio F. W., De Boer M. P., Knapp J. A., Reedy E. D., Clews Jr., P. J., Dunn M. L., Aug. 2005, The role of van der Waals forces in adhesion of micromachined surfaces, Nature Materials., Vol. 4, No. 8, pp. 629-634DOI