Mobile QR Code QR CODE


Ionescu A. M., Riel H., Nov 2011, Tunnel field-effect transistors as energy-efficient electronic switches, Nature, Vol. 479, No. 7373, pp. 329-337DOI
Datta S., Liu H., Narayanan V., May 2014, Tunnel FET technology: A reliability perspective, Microelectron. Reliab., Vol. 54, No. 5, pp. 861-874DOI
Esseni D., Pala M., Palestri P., Alper C., Rollo T., Jul 2017, A review of selected topics in physics based modeling for tunnel field-effect transistors, Semicond. Sci. Technol., Vol. 32, No. 8, pp. 083005-1-083005-27Google Search
Abdi D., Kumar M. J., May 2014, Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain, IEEE J. Electron Devices Soc., Vol. 2, No. 6, pp. 187-190DOI
Lee J., Lee R., Kim S., Park E., Kim H.-M., Lee K., Kim S., Park B.-G., Feb 2019, Fabrication Methods for Nanowire Tunnel FET with Locally Concentrated Silicon-germanium Channel, J. Semicond. Technol. Sci., Vol. 19, No. 1, pp. 18-23DOI
Ji S., Kim H., Cho I. H., Jun 2018, Characteristics of Recess Structure Tunneling Field Effect Transistor for High on Current Drivability, J. Semicond. Technol. Sci., Vol. 18, No. 3, pp. 360-366DOI
Anghel C., Hraziia , Gupta A., Amara A., Vladimirescu A., Jun 2011, 30-nm Tunnel FET With Improved Performance and Reduced Ambipolar Current, IEEE Trans. Electron Devices, Vol. 58, No. 6, pp. 1649-1654DOI
Fukuda K., Mori T., Mizubayashi W., Morita Y., Tanabe A., Masahara M., Yasuda T., Migita S., Ota H., Sep 2012, On the nonlocal modeling of tunnel-FETs- Device and Compact models, Proc. International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) 2012, denver,USA, pp. 284-287Google Search
Ahmed S., Tan Y., Truesdell D. S., Calhoun B. H., Ghosh A. W., Oct 2018, Modeling tunnel field effect transistors-From interface chemistry to non-idealities to circuit level performance, J. Appl. Phys., Vol. 124, No. 15, pp. 154503-1-154503-13DOI
Tanaka C., Adachi K., Fujimatsu M., Hokazono A., Kondo Y., Kawanaka S., Apr 2016, Implementation of TFET SPICE Model for Ultra-Low Power Circuit Analysis, IEEE J. Electron Devices Soc., Vol. 4, No. 5, pp. 273-277DOI
Yibin H., Litao Y., Samudra G., Chun-Huat H., Yee-Chia Y., Dec 2009, SPICE Behavioral Model of the Tunneling Field-Effect Transistor for Circuit Simulation, IEEE Trans. Circuits Syst. II Express Briefs, Vol. 56, No. 12, pp. 946-950DOI
Yang Y., Tong X., Yang L., Guo P., Fan L., Yeo Y., Jul 2010, Tunneling Field-Effect Transistor: Capaci-tance Components and Modeling, IEEE Electron Devices Lett., Vol. 31, No. 7, pp. 752-754DOI
Solomon P. M., Frank D. J., Koswatta S. O., Jun 2011, Compact model and performance estimation for tunneling nanowire FET, The 69th Device Research Conference (DRC), Santa Barbara, USA, pp. 197-198DOI
Lu H., Esseni D., Seabaugh A., Universal analytic model for tunnel FET circuit simulation, Solid-State Electron, Vol. 108, pp. 110-117DOI
Huh I., Park S., Shin M., Choi W. Y., Aug 2017, An Accurate Drain Current Model of Monolayer Transition-Metal Dichalcogenide Tunnel FETs, IEEE Trans. Electron Devices, Vol. 64, No. 8, pp. 3502-3507DOI
Kim S., Choi W. Y., Jul 2017, Improved compact model for double-gate tunnel field-effect transistors by the rigorous consideation of gate fringing field, Jpn. J. Appl. Phys., Vol. 56, No. 8, pp. 084301-1-084301-5Google Search
Lee M. J., Choi W. Y., Sep 2011, Analytical Model of Single-Gate Silicon-on-Insulator (SOI) Tunneling Field-Effect Transistors (TFETs), Solid-State Electron., Vol. 64, No. 1, pp. 110-114DOI
Atlas User’s Manual, Silvaco International, Aug. 2016.Google Search
Esaki L., Jan 1958, New Phenomenon in Narrow Germanium p−n Junctions, Phys. Rev., Vol. 109, No. 2, pp. 603-604DOI
Michielis L. De, Dağtekin N., Biswas A., Lattanzio L., Selmi L., Luisier M., Riel H., Ionescu A. M., May 2013, An innovative band-to-band tunneling analytical model and implications in compact modeling of tunneling-based devices, Appl. Phys. Lett., Vol. 103, No. 12, pp. 123509-1-123509-5DOI
Ma N., Jena D., Mar 2013, Interband tunneling in two-dimensional crystal semiconductors, Appl. Phys. Lett., Vol. 102, No. 13, pp. 132102-1-132102-5DOI
Padilla J., Gamiz F., Godoy A., Dec 2012, Impact of Quantum Confinement on Gate Threshold Voltage and Subthreshold Swings in Double-Gate Tunnel FETs, IEEE Trans. Electron Devices, Vol. 59, No. 12, pp. 3205-3211DOI
Khayer M., Lake R., Aug 2011, Effects of band-tails on the subthreshold characteristics of nanowire band-to-band tunneling transistors, J. Appl. Phys., Vol. 110, No. 7, pp. 074508-1-074508-6DOI
Ortiz-Conde A., García-Sánchez F. J., Muci J., Sucre-González A., Martino J. A., Agopian P. G. D., Claeys C., Jan 2014, Threshold voltage extraction in Tunnel FETs, Solid-State Electron, Vol. 93, pp. 49-55DOI
Lu H., Esseni D., Seabaugh A., Jun 2015, Universal analytic model for tunnel FET circuit simulation, Solid-State Electron, Vol. 108, pp. 110-117DOI
Michielis L. De, Lattanzio L., Ionescu and A., Nov 2012, Understanding the Superlinear Onset of Tunnel-FET Output Characteristic, IEEE Electron Device Lett., Vol. 33, No. 11, pp. 1523-1525DOI
Hraziia , Vladimirescu A., Amara A., Anghel C., Apr 2012, An analysis on the ambipolar current in Si double-gate tunnel FETs, Solid-State Electron, Vol. 70, pp. 67-72DOI
Narang R., Saxena M., Gupta R. S., Gupta M., Dec 2012, Assessment of Ambipolar Behavior of a Tunnel FET and Influence of Structural Modifications, J. Semicond. Technol. Sci., Vol. 12, No. 4, pp. 482-491DOI
Louarn K., Fontaine C., Arnoult A., Olivié F., Lacoste G., Piquemal F., Bounouh A., Almuneau G., Apr 2016, Modelling of interband transitions in GaAs tunnel diode, Semicond. Sci. Technol., Vol. 31, No. 6, pp. 06lt01.1-06LT01.5Google Search
Coram G. J., Oct 2004, How to (and how not to) write a compact model in Verilog-A, Proc. 2004 IEEE International Behavioral Modeling and Simulation Conference (BMAS), San Jose, USA, pp. 97-106DOI
Patrick D. F., Miller I., 1998, Analog behavioral modeling with the Verilog-A language, Boston: Kluwer Academic PublishersGoogle Search