Mobile QR Code QR CODE


Kawaguchi H., Sakurai T., May. 1998, A reduced clock-swing flip-flop(RCSFF) for 63% power reduction, IEEE J. Solid-State Circuits, Vol. 33, No. 5, pp. 807-811DOI
Stojanovic V., Oklobdzija V., Apr. 1999, Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems, IEEE J. Solid-State Circuits, Vol. 34, No. 4, pp. 536-548DOI
Kong B., Kim S., Yun Y., Aug. 2001, Conditional-capture flip-flop for statistical power reduction, IEEE J. Solid-State Circuits, Vol. 36, No. 8, pp. 1263-1271DOI
Consoli E., Alioto M., Palumbo G., Rabaey J., Conditional push-pull pulsed latch with 726 energy delay product in 65nm CMOS, in Proc. IEEE Dig. ISSCC, 2012, pp. 482-483Google Search
Chen K., al et, Feb. 2011, A 77% energy saving 22-transistor single phase clocking D-flip-flop with adoptive-coupling configuration in 40nm CMOS, ISSCC Dig. Tech. Papers, pp. 338-339DOI
Kawai N., al et, Nov. 2014, A fully static topologically-compressed 21- transistor flip-flop with 75% power saving, IEEE J. Solid-State Circuits, Vol. 49, No. 11, pp. 2526-2533DOI
Lin J.-F., al et, Nov. 2017, Low-power 19-transistor true single-phase clocking flip-flop design based on logic structure reduction schemes, IEEE Trans. Very Large Scale Integr.(VLSI) Syst, Vol. 25, pp. 3033-3044DOI
Stas F., Bol D., Mar. 2018, A 0.4-V 0.66-fJ/cycle retentive true-single-phaseclock 18T flip-flop in 28-nm fully-depleted SOI CMOS, IEEE Trans. Circuits Syst. I, Reg, Papers, Vol. 65, No. 3, pp. 935-945DOI
Nikolic B. N., Oklobdzija V. G., Stojanovic V., al et, Jun. 2000, Improved sense-amplifier-based flip-flop: design and measurements, IEEE J. Solid-State Circuits, Vol. 35, No. 6, pp. 876-884DOI