Kossel M., Menolfi C., Weiss J., Buchmann P., von Bueren G., Rodoni L., Morf T., Toifl T., Schmatz M., Dec 2008, A T Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With <-16 dB Return Loss Over 10 GHz Bandwidth, IEEE Journal of Solid-State Circuits, Vol. 43, No. 12, pp. 2905-2920

Leon A., Tam K., Shin J., 2007, A power-efficient high-throughput 32-thread SPARC processor, IEEE Journal of Solid-State Circuits, Vol. 42, No. 1, pp. 7-16

O’Mahony F., Balamurugan G., Jaussi J. E., Kennedy J., Mansuri M., Shekhar S., Casper B., Apr 2009, The future of electrical I/O for microprocessors, 2009 Int. Symp. VLSI Des. Autom. Test, pp. 31-34

Bulzacchelli J. F., et al. , Feb. 2012, A 28 Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32 nm SOI CMOS technology, in IEEE ISSCC Dig. Tech. Papers, pp. 324-325

Song J., et al. , Feb. 2015, 1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for postLPDDR4 interfaces, in IEEE ISSCC Dig. Tech. Papers, pp. 320-321

Li M., Huang W., Kwasniewski T., Wang S., May. 2005, A 0.18um CMOS transceiver design for high-speed backplane data communications, in Proc. ISCAS 2005, pp. 1158-1161

Yi I.-M., et al. , Jan. 2016, A 40 mV-differential-channel-swing transceiver using a RX current-integrating TIA and a TX pre-emphasis equalizer with a CML driver at 9 Gb/s, IEEE Trans. Circuits Syst. I: Reg. Papers, Vol. 63, No. 1, pp. 122-133

Mensink E., Schinkel D., Klumperink E. A. M., van Tuijl E., Nauta B., Feb. 2010, Power efficient gigabit communication over capacitively driven RC-limited on-chip interconnects, IEEE Journal of Solid-State Circuits, Vol. 45, No. 2, pp. 447-457

Kim S., Jeong Y., Lee M., Kwon K.-W., Chun J.-H., Jan. 2014, A 5.2-Gb/s low-swing voltage-mode transmitter with an AC-/DC-coupled equalizer and a voltage offset generator, IEEE Trans. Circuits Syst. I: Reg. Papers, Vol. 61, No. 1, pp. 213-225