Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-04 (Vol.19 No.02)
  4. 10.5573/JSTS.2019.19.2.220
XML PDF INFO REF

REFERENCES

1 
Gondi S., Razavi B., Aug. 2007, Equalization and clock and data recovery techniques for 10-Gb/s CMOS serial-Link receivers, IEEE J. Solid-State Circuits, Vol. 42, No. 9, pp. 1999-2011DOI
2 
Payne R., Landman P., Bhakta B., et al , Dec. 2005, A 6.25-Gb/s binary transceiver in 0.13-μm CMOS for serial data transmission across high loss legacy backplane channels, IEEE J. Solid-State Circuits, Vol. 40, No. 12, pp. 2646-2657DOI
3 
Galal S., Razavi B., Dec. 2003, 10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology, IEEE J. Solid-State Circuits, Vol. 38, No. 12, pp. 2138-2146DOI
4 
Crain E. A., Perrott M. H., Jan. 2006, A 3.125 Gb/s limit amplifier in CMOS with 42 dB gain and 1 μs offset compensation, IEEE J. Solid-State Circuits, Vol. 41, No. 2, pp. 443-451DOI
5 
Jaussi J. E., Balamurugan G., Johnson D. R., et al , Jan. 2005, 8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew, IEEE J. Solid-State Circuits, Vol. 40, No. 1, pp. 80-88DOI
6 
Hidaka Y., Gai W., Horie T., et al , Dec. 2009, A 4-channel 1.25–10.3 Gb/s backplane transceiver macro with 35 dB equalizer and sign-based zero-forcing adaptive control, IEEE J. Solid-State Circuits, Vol. 44, No. 12, pp. 3547-3559DOI
7 
Lee D., Han J., Han G., et al , Aug. 2009, 10 Gbit/s 0.0065 mm2 6 mW analogue adaptive equaliser utilising negative capacitance, IET Electron. Lett., Vol. 45, No. 17, pp. 863-865DOI
8 
Thandri B. K., Silva-Martinez J., Feb. 2009, A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors, IEEE J. Solid-State Circuits, Vol. 38, No. 2, pp. 237-243DOI
9 
Lee J., Aug. 2006., A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology, IEEE J. Solid-State Circuits, Vol. 41, No. 9, pp. 2058-2066Google Search
10 
Turker D. Z., Rylyakov A., Friedman D., Gowda S., Sanchez-Sinecio E., Jun. 2009, A 19 Gb/s 38 mW 1-tap speculative DFE receiver in 90 nm CMOS, Dig. Tech. Papers, IEEE VLSI Circuits Symp., pp. 216-217Google Search
11 
Ibrahim S., Razavi B., Jun. 2011, Low-power CMOS equalizer design for 20-Gb/s systems, IEEE J. Solid-State Circuits, Vol. 46, No. 6, pp. 1321-1336DOI
12 
Ying Y. M., Liu S. I., Feb. 2011, A 20 Gb/s digitally adaptive equalizer/DFE with blind sampling, Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf., pp. 444-446DOI