Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-02 (Vol.19 No.01)
  4. 10.5573/JSTS.2019.19.1.087
XML PDF INFO REF

REFERENCES

1 
Davis W. R., et al , 2005, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design and Test of Computers, Vol. 22, No. 6, pp. 498-510DOI
2 
Xie Y., Loh G. H., Black B., Bernstein K., 2006, Design Space Exploration for 3D Architectures, ACM Journal on Emerging Technologies in Computing Systems, Vol. 2, No. 2, pp. 65-103DOI
3 
Loh G. H., Xie Y., Black B., 2007, Processor Design in 3D Die-Stacking Technologies, IEEE Micro, Vol. 27, No. 3, pp. 31-48DOI
4 
Marinissen E. J., 2012, Challenges and Emerging Solutions in Testing TSV-Based 2.5D- and 3DStacked ICs, in Proc. IEEE Design, Automation Test in Europe, Vol. 2, pp. 1277-1282Google Search
5 
Marinissen E. J., Verbree J., Konijnenburg M., 2010, A Structured and Scalable Test Access Architecture for TSV-Based 3D Stacked ICs, in Proc. IEEE VLSI Test Symposium, pp. 269-274DOI
6 
IEEE 3D-Test P1838 Working Group, http://grouper.ieee.org/groups/3Dtest/Google Search
7 
Noia B., Chakrabarty K., Goel S. K, Marinissen E. J., Verbree J., 2011, Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 30, No. 11, pp. 1705-1718DOI
8 
Yang C. C., Chou C. W., Li J. F., 2013, A TSV Repair Scheme Using Enhanced Test Access Architecture for 3-D ICs, in Proc. IEEE 22nd Asian Test Symposium, pp. 7-12DOI
9 
Deutsch S., Chakrabarty K., Marinissen E. J., 2013, Uncertainty-Aware Robust Optimization of Test-Access Architectures for 3D Stacked ICs, in Proc. IEEE International Test Conference, pp. 1-10DOI
10 
Agrawal M., Chakrabarty K., Widialaksono R., 2015, Reuse-Based Optimization for Prebond and Postbond Testing of 3-D-Stacked ICs, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 34, No. 1, pp. 122-135DOI
11 
Ansari M. A., Jung J., Kim D., Park S., 2016, Time-Multiplexed Test Access Architecture for Stacked Integrated Circuits, IEICE Electronics Express, Vol. 13, No. 14, pp. 1-6DOI
12 
Wang S., Wang R., Chakrabarty K., Tahoori M. B., 2018, Multicast Testing of Interposer-Based 2.5D ICs: Test-Architecture Design and Test Scheduling, ACM Trans. on Design Automation of Electronic Systems, Vol. 23, No. 3, pp. 1-25DOI
13 
Vranken H., Design I. C., Design D., Holstlaan P., 2002, Enhanced Reduced Pin-Count Test for Full-Scan Design, Journal of Electronic Testing, Vol. 18, pp. 129-143DOI
14 
Ansari M. A., Jung J., Kim D., Park S., Time-Multiplexed 1687-Network for Test Cost Reduction, IEEE Trans. on Computer-Aided Design of Integrated Circuits and SystemsDOI
15 
Jiang L., Huang L., Xu Q., 2009, Test Architecture Design and Optimization for Three-Dimensional SoCs, in Proc. IEEE Design, Automation & Test in Europe Conference & Exhibition, pp. 220-225DOI
16 
Jiang L., Xu Q., Chakrabarty K., Mak T. M., 2009, Layout-Driven Test-Architecture Design and Optimization for 3D SoCs under Pre-Bond Test-Pin-Count Constraint, in Proc. IEEE/ACM International Conference on Computer-Aided Design, pp. 191-196DOI
17 
Noia B., Goel S. K., Chakrabarty K., Marinissen E. J., Verbree J., 2010, Test-Architecture Optimization for TSV-Based 3D Stacked ICs, in Proc. IEEE European Test Symposium, pp. 24-29DOI
18 
Noia B., Chakrabarty K., Marinissen E. J., 2012, Optimization methods for post-bond testing of 3D stacked ICs, in Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 28, No. 1, pp. 103-120DOI
19 
Wang L. T., et al , 2005, Ultrascan: Using Time-Division Demultiplexing/Multiplexing (TDDM/TDM) with VirtualScan for Test Cost Reduction, in IEEE International Conference on Test, pp. 946-953DOI
20 
Nolen J. M., Mahapatra R. N., 2008, Time-Division-Multiplexed Test Delivery for NoC Systems, IEEE Design & Test of Computers, Vol. 25, No. 1, pp. 44-51DOI
21 
Vartziotis F., Kavousianos X., Chakrabarty K., Jain A., Parekhji R., 2015, Time-Division Multiplexing for Testing DVFS-based SoCs, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 34, No. 4, pp. 668-681DOI
22 
Marinissen E. J., Iyengar V., Chakrabarty K., 2002, A Set of Benchmarks for Modular Testing of SOCs, in Proc. IEEE International Test Conference, pp. 519-528DOI