Mobile QR Code QR CODE


Chen Y., Zhu X., Tamura H., Kibune M., Tomita Y., Hamada T., Yosh-ioka M., Ishikawa K., Takayama T., Ogawa J., Tsukamoto S., Kuroda T., Oct. 2009, Split capacitor DAC mismatch calibration in successive approximation ADC, in IEEE Custom Integrated Circuits Conference, pp. 279-282DOI
Guo W., Mirabbasi S., Aug. 2012, A low-power 10-bit 50-MS/s SAR ADC using a parasitic-compensated split-capacitor DAC, in IEEE international Symposium on Circuits and Systems, pp. 1275-1278DOI
Um J. Y., Kim Y. J., Song E. W., Sim J. Y., Park H. J., Apr. 2013, A digital- domain calibration of splitcapacitor DAC for a differential SAR ADC without additional analog circuits, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 60, No. 11, pp. 2845-2856DOI
Chang A. H., Lee H. S., Boning D., Oct. 2013, A 12b 50MS/s 2.1mW SAR ADC with redundancy and digital background calibration, in Proceedings of the ESSCIRC(ESSCIRC), pp. 109-112DOI
Zhu Y., Chan C. H., Wong S. S., Seng-Pan U., Martins R. P., Jun. 2016, Histogram-based ratio mismatch calibration for bridged-DAC in 12-bit 120ms/s SAR ADC, IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, Vol. 24, No. 3, pp. 1203-1207DOI
Keane J. P., Guliar N. J., Stepanovic D., Wuppermann B., Wu C., Tsang C. W., Neff R., Nishimura K., Feb. 2017, An 8GS/s time-interleaved SAR ADC with unresolved decision detection achieving - 58dBFS noise and 4GHz bandwidth in 28nm CMOS, in IEEE International Solid-State Circuit Conference (ISSCC) Digest of Technical Papers, pp. 284-285DOI
Chang D. J., Kim W., Seo M. J., Hong H. K., Ryu S. T., Feb 2017, Normalized- Full-Scale-Referencing Digital-Domain Linearity Calibration for SAR ADC, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 64, No. 2, pp. 322-332DOI
Bock M. D., Xing X., Weyten L., Gielen G., Rombouts P., 2013, Calibration of DAC mismatch errors in $\Sigma \Delta$ ADCs based on a sine-wave measurement, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 60, No. v, pp. 567-571DOI
Kim J., Lee M., Jul. 2015, A semiblind digital-domain calibration of pipelined A/D converters via convex optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems,, Vol. 23, No. 7, pp. 1375-1379DOI
Harpe P., Yan Zhang G. D., Philips K., Groot H. D., 2017, A 7-to-10b 0- to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step, in Custom Integrated Circuits Conference (CICC)DOI
Tsai J. H., Wang H. H., Yen Y. C., Lai C. M., Chen Y. J., Huang P. C., Hsieh P. H., Chen H., Lee C. C., Jun. 2015, A 0.003 mm2 10b 240MS/s 0.7 mW SAR ADC in 28nm CMOS with digital error correction and correlated- reversed switching, IEEE J. of Solid-State Circuits, Vol. 50, No. 6, pp. 1382-1398DOI
Zhang D., Alvandpour A., Sep 2014, Analysis and Calibration of Nonbinary- Weighted Capacitive DAC for High-Resolution SAR ADCs, IEEE Trans- actions on Circuits and Systems-II: Express Briefs, Vol. 61, No. 9, pp. 666-670DOI
CVX Research, Inc. , Sep. 2012, CVX: Matlab Software for Disciplined Convex Programming, version 2.0 beta, Search
Feb 2012, IEEE Standard for Terminology and Test Methods of Digital-to-Analog Converter Devices, IEEE Std 1658-2011Google Search
Liu C. C., Chang S. J., Huang G. Y., Lin Y. Z., Mar. 2010, A 10-bit-50MS/s SAR ADC With a monotonic capacitor switching procedure, IEEE J. of Solid-State Circuits, Vol. 45, No. 4, pp. 731-740DOI
Shikata A., Sekimoto R., Kuroda T., Ishikuro H., Mar. 2012, A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR ADC With tri-Level comparator in 40 nm CMOS, IEEE J. of Solid-State Circuits, Vol. 47, No. 4, pp. 1022-1030DOI
Song Y., Xue Z., Xie Y., Fan S., Geng L., Mar. 2016, A 0.6-V 10-bit 200-kS/s Fully Differential SAR ADC With Incremental Converting Algorithm for Energy Efficient Applications, IEEE Transactions on Circuits and Systems 1: Regular Papers, Vol. 63, No. 4, pp. 449-458DOI