Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2025-02 (Vol.25 No.01)
  4. 10.5573/JSTS.2025.25.1.82
XML PDF INFO REF

References

1 
G. Scott, et al., ``NMOS drive current reduction caused by transistor layout and trench isolation induced stress,'' Proceedings of IEEE International Electron Devices Meeting, Washington, DC, USA, pp. 827-830, Dec. 1999.DOI
2 
Y. Luo and D. K. Nayak, ``Enhancement of CMOS Performance by Process-Induced Stress,'' IEEE Transactions on Semiconductor Manufacturing, vol. 18, no. 1, pp. 63-68, Feb. 2005.DOI
3 
A. Veloso, et al., ``Innovations in transistor architecture and device connectivity for advanced logic scaling,'' Proc. of 2022 International Conference on IC Design and Technology (ICICDT), IEEE, 2022.DOI
4 
C. Ndiaye, et al., ``Layout dependent effect: Impact on device performance and reliability in recent CMOS nodes,'' Proc. of 2016 IEEE International Integrated Reliability Workshop (IIRW), IEEE, 2016.DOI
5 
A. Pal, et al., ``Self-aligned single diffusion break technology optimization through material engineering for advanced CMOS nodes,'' Proc. of 2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD). IEEE, 2020.DOI
6 
J. Xue, et al., ``A framework for layout-dependent STI stress analysis and stress-aware circuit optimization,'' IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 3, pp, 498-511, 2011.DOI
7 
M. Agam, et al., ``Physical and electrical characterization of deep trench isolation in bulk silicon and SOI substrates,'' Proc. of 2021 32nd Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), IEEE, 2021.DOI
8 
Y.-M. Sheu, et al., ``Modeling the well-edge proximity effect in highly scaled MOSFETs,'' IEEE Transactions on Electron Devices, vol. 53, no. 11, pp. 2792-2798, 2006.DOI
9 
R. Butola, Y. Li, and S. R. Kola, ``A comprehensive technique based on machine learning for device and circuit modeling of gate-all-around nonosheet transistors,'' IEEE Open Journal of Nanotechnology, 2023.DOI
10 
K. Ko, J. K. Lee, M. Kang, J. Jeon, and H. Shin, ``Prediction of process variation effect for ultrascaled GAA vertical FET devices using a machine learning approach,'' IEEE Trans. Electron Devices, vol. 66, no. 10, pp. 4474-4477, Oct. 2019.DOI
11 
J. Kim, et al., ``Local layout effect-aware static timing analysis by use of a new sensitivity-based library,'' Proc. of 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD), IEEE, 2023.DOI
12 
C. J. C. H. Watkins and P. Dayan, ``Q-learning,'' Machine Learning, vol. 8, pp. 279-292, 1992.DOI
13 
R. S. Sutton and A. G. Barto, Reinforcement Learning: An Introduction, MIT press, 2018.URL
14 
M. Ahmadi and L. Zhang, ``Analog layout placement for FinFET technology using reinforcement learning,'' Proc. of 2021 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, 2021.DOI