Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-10 (Vol.24 No.05)
  4. 10.5573/JSTS.2024.24.5.424
XML PDF INFO REF

References

1 
J. Lu, W. K. Chow and C. W. Sham, “Fast power- and slew-aware gated clock tree synthesis,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 11, pp. 2094-2103, Nov. 2012.DOI
2 
P. Jain, F. Cano, B. Pudi and N. V. Arvind, "Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 3, pp. 691-695, March 2014.DOI
3 
S.-H. Huang, C.-M. Chang, W.-P. Tu, and S.-B. Pan, “Critical-PMOS-aware clock tree design methodology for anti-aging zero skew clock gating,” in Proc. Asia and South Pacific Des. Autom. Conf., Jan. 2010, pp. 480-485.URL
4 
K. B. Sutaria et al., "Duty cycle shift under static/dynamic aging in 28nm HK-MG technology," 2015 IEEE International Reliability Physics Symposium, 2015, pp. CA.7.1-CA.7.5.DOI
5 
A. Chakraborty, G. Ganesan, A. Rajaram, and D. Pan, “Analysis and optimization of NBTI induced clock skew in gated clock trees,” in Proc. Des. Autom. Test Europe Conf., pp. 296-299, Apr. 2009.DOI
6 
S. Kirolos, Y Massoud, and Y Ismail, "Mitigating Power-Supply Induced Delay Variations using Self Adjusting Clock Buffers," IEEE Int. Midwest Symp. Circ. Syst.(MWSCAS), 2008.DOI
7 
Xin-Wei Shih, Tzu-Hsuan Hsu, Hsu-Chieh Lee, Yao-wen Chang, Kai-Yuan Chao, “Symmetrical buffered clock-tree synthesis with supply-voltage alignment,” in Proc. Asia and South Pacific Des. Autom. Conf., pp. 447-452, 2013.DOI
8 
L. C. Acharya et al., "Aging Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical Effort," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and SystemsDOI
9 
M. Edahiro, “A clustering-based optimization algorithm in zero-skew routings”, in Proc. Des. Autom. Conf. (DAC), pp. 612-616, Jun. 1993.DOI
10 
J. B. Velamala, K. B. Sutaria, V. S. Ravi and Y. Cao, "Failure Analysis of Asymmetric Aging Under NBTI," in IEEE Transactions on Device and Materials Reliability, vol. 13, no. 2, pp. 340-349, June 2013DOI
11 
J. M. Cohn, “Method for Reducing Design Effect of Wearout Mechanisms on Signal Skew in Integrated Circuit Design,” United States Patent No. 6651230, 2003.URL
12 
S. Arasu, M. Nourani, F. Cano, J. M. Carulli and V. Reddy, "Asymmetric aging of clock networks in power efficient designs," Fifteenth International Symposium on Quality Electronic Design, Santa Clara, CA, USA, 2014, pp. 484-489.DOI
13 
D. Borkovic and K.S. McElvain, “Reducing Clock Skew in Clock Gating Circuits,” United States Patent No. 7082582, 2006.URL
14 
K. -C. Wu, T. -H. Tseng and S. -C. Li, "MAUI: Making aging useful, intentionally," 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, 2018, pp. 527-532S.DOI
15 
Bujumalla, C. Koh, “Synthesis of low power clock trees for handling power-supply variations,” in Proc. Int. Symp. Phys. Des., pp. 37-44, 2011.DOI
16 
J. Chen and M. Tehranipoor, “A Novel Flow for Reducing Clock Skew Considering NBTI Effect and Process Variations,” in Proc. Int. Symp. Qual. Electron. Design, pp. 327-334, 2013.DOI
17 
L. Lai, V. Chandra, R. Aitken and P. Gupta, "BTI-Gater: An Aging-Resilient Clock Gating Methodology," in IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 4, no. 2, pp. 180-189, June 2014.DOI
18 
R. Kishida, T. Asuke, J. Furuta and K. Kobayashi, "Extracting Voltage Dependence of BTI-induced Degradation Without Temporal Factors by Using BTI-Sensitive and BTI-Insensitive Ring Oscillators," in IEEE Transactions on Semiconductor Manufacturing, vol. 33, no. 2, pp. 174-179, May 2020DOI
19 
T. H. Chao, Y. C. Hsu, J. M. Ho, K. D. Boese, and A. B.Kahng, “Zero skew clock routing with minimum wirelength,” in IEEE Trans. Circuits Syst., vol. 39, pp. 799-814, 1992.DOI
20 
A. Mukherjee, K. Wang, L. Chen, and M. Marek-Sadowska, “Sizing power/ground meshes for clocking and computing circuit components,” in Proc. Des. Autom. Test Europe Conf., pp. 176-183, 2002.DOI
21 
X.-D. S. Tan and C.-J. R. Shi, “Fast power/ground network optimization based on equivalent circuit modeling,” In Proc. Des. Autom. Conf. (DAC), pp. 550-554, 2001.DOI
22 
S. Hu, C. J. Alpert, J. Hu, S. Karandikar, Z. Li, W. Shi, et al., “Fast algorithms for slew constrained minimum cost buffering,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 11, pp. 2009-2022, Nov. 2007.DOI
23 
Predictive Technology Model, downloaded from http://ptm.asu.edu/.URL
24 
C. Sze, P. Restle, G.-J. Nam, C. J. Alpert, “ISPD 2009 Clocknetwork Synthesis Contest,” in Proc. Int. Symp. Phys. Des., pp. 149-150, 2009.DOI
25 
R.-S. Tsay, “Exact zero skew,” in Proc. Int. Conf. Comput.-Aided Design, pp. 336-339, 1991.DOI
26 
M. Choi, D. Oh and J. Kim, "Slew-aware fast clock tree synthesis with buffer sizing," 2018 International Conference on Electronics, Information, and Communication (ICEIC), Honolulu, HI, USA, 2018, pp. 1-4.DOI
27 
G. Chen and E. F. Y. Young, "Dim Sum: Light Clock Tree by Small Diameter Sum," 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019, pp. 174-179.DOI
28 
X.-W. Shih and Y.-W. Chang, “Fast timing-model independent clock tree synthesis,” in Proc. Des. Autom. Conf. (DAC), pp. 80-85, 2010.DOI