Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-08 (Vol.24 No.04)
  4. 10.5573/JSTS.2024.24.4.305
XML PDF INFO REF

References

1 
J. H. Kim, C. Kim, K. Kim, J. Lee. H.-J. Yoo, and J.-Y. Kim, “An Ultra-Low-Power Mixed-Mode Face Recognition Processor for Always-on User Authentication in Mobile Devices,” IEIE Journal of Semiconductor Technology and Science, Vol. 20, No. 6, pp. 499-509, Dec. 2020.DOI
2 
T. Moreau, A. Sampson, and L. Ceze, “Approximate Computing: Making Mobile Systems More Efficient,” IEEE Pervasive Computing, Vol. 14, No. 2, pp. 9-13, Apr.-Jun. 2015.DOI
3 
H. Seo, H. Seok, J. Lee, Y. Han, and Y. Kim, “Design of an Approximate Adder based on Modified Full Adder and Nonzero Truncation for Machine Learning,” IEIE Journal of Semiconductor Technology and Science, Vol. 23, No. 2, pp. 138-148, Apr. 2023.DOI
4 
S. Kim and Y. Kim, "Novel XNOR-Based Approximate Computing for Energy-Efficient Image Processors," IEIE Journal of Semiconductor Technology and Science, vol. 18, no. 5, pp. 602-608, Oct. 2018.DOI
5 
J. Lee, H. Seo, H. Seok, and Y. Kim, “A Novel Approximate Adder Design using Error Reduced Carry Prediction and Constant Truncation,” IEEE Access, Vol. 9, pp. 119939-119953, Aug. 2021.DOI
6 
G. Park, J. Kung, and Y. Lee, “Design and Analysis of Approximate Compressors for Balanced Error Accumulation in MAC Operator,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 7, pp. 2950-2961, July 2021.DOI
7 
H. Seok, H. Seo, J. Lee, and Y. Kim, “COREA: Delay- and Energy-Efficient Approximate Adder Using Effective Carry Speculation,” Electronics, Vol. 10, No. 18, pp. 2234:1-2234:12, Sept. 2023.DOI
8 
W. Choi, M. Shim, H. Seok, and Y. Kim, “DCPA: Approximate Adder Design Exploiting Dual Carry Prediction,” IEICE Electronics Express, Vol. 18, No. 23, pp. 1-4, Dec. 2021.DOI
9 
H. Seo, Y. S. Yang, and Y. Kim, “Design and Analysis of an Approximate Adder with Hybrid Error Reduction,” Electronics, Vol. 9, No. 3, pp. 471:1-471:13, Mar. 2020.DOI
10 
J. Lee, H. Seo, Y. Kim, and Y. Kim, “Approximate Adder Design with Simplified Lower-part Approximation,” IEICE Electronics Express, Vol. 17, No. 15, pp. 1-3, Aug. 2020.DOI
11 
H. Seo and Y. Kim, “A Low Latency Approximate Adder Design based on Dual Sub-Adders with Error Recovery,” IEEE Transactions on Emerging Topics in Computing, Vol. 11, No. 3, pp. 811-816, Jul.-Sep. 2023.DOI
12 
V. K. Chippa, S. T. Chakradhar, and A. Raghunathan, “Analysis and Characterization of Inherent Application Resilience for Approximate Computing,” ACM/IEEE Design Automation Conference (DAC), pp. 1-9, May 2013.DOI
13 
H. Kim, E. Ham, S. Park, H. Kim, and J.-H Kim, “A DRAM Bandwidth-Scalable Sparse Matrix-Vector Multiplication Accelerator with 89% Bandwidth Utilization Efficiency for Large Sparse Matrix,” IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov. 2023.DOI
14 
C.-H. Lin, and I.-C. Lin, “High Accuracy Approximate Multiplier with Error Correction,” IEEE International Conference on Computer Design (ICCD), pp. 33-38, Oct. 2013.DOI
15 
C.-H. Chang, J. Gu, and M. Zhang, “Ultra Low-Voltage Low-Power CMOS 4-2 and 5-2 Compressors for Fast Arithmetic Circuits,” IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 51, No. 10, Oct. 2004.DOI
16 
A. Saha, R. Pal, A. G. Naik, and D. Pal, “Novel CMOS Multi-bit Counter for Speed-Power Optimization in Multiplier Design,” AEU-International Journal of Electronics and Communications, Vol. 95, pp. 189-198, Oct. 2018.DOI
17 
A. G. M. Strollo, E. Napoli, D. De Caro, N. Petra, and G. D. Meo, “Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers,” IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 67, No. 9. pp. 3021-3034, Sep. 2020.DOI
18 
Z. Yang, J. Han, and F. Lombardi, “Approximate Compressors for Error-Resilient Multiplier Design,” IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pp. 183-186, Oct. 2015.DOI
19 
M. Ha and S. Lee, “Multipliers with Approximate 4-2 Compressors and Error Recovery Modules,” IEEE Embedded Systems Letters, Vol. 10, No. 1, pp. 6-9, Mar., 2018.DOI
20 
M. Ahmadinejad, M. H. Moaiyeri, and F. Sabetzadeh, “Energy and Area Efficient Imprecise Compressors for Approximate Multiplication at Nanoscale,” AEU-International Journal of Electronics and Communications, Vol. 110, No. 152859, Oct. 2019.DOI
21 
T. Kong and S. Li, “Design and Analysis of Approximate 4-2 Compressors for High-Accuracy Multipliers,” IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 29, No. 10, pp. 1771-1781, Oct., 2021.DOI
22 
M. Zhang, S. Nishizawa, and S. Kimura, “Area Efficient Approximate 4-2 Compressor and Probability-Based Error Adjustment for Approximate Multiplier,” IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 70, No. 5, May 2023.DOI
23 
F. Sabetzadeh, M. H. Moaiyeri, and M. Ahmadinejad, “A Majority-Based Imprecise Multiplier for Ultra-Efficient Approximate Image Multiplication,” IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 66, No. 11, pp. 4200-4208, Nov. 2019.DOI
24 
A. Momeni, J. Han, P. Montuschi, and F. Lombardi, “Design and Analysis of Approximate Compressors for Multiplication,” IEEE Transactions on Computers, Vol. 64, No. 4, pp. 984-994, Apr. 2015.DOI
25 
O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, “Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers,” IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 25, No. 4, pp. 1352-1361, Apr., 2017.DOI
26 
S. Venkatachalam and S. Ko, “Design of Power and Area Efficient Approximate Multipliers,” IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, Vol. 25, No. 5, pp. 1782-1786, May 2017.DOI
27 
H. Pei, X. Yi, H. Zhou, and Y. He, “Design of Ultra-Low Power Consumption Approximate 4-2 Compressors Based on the Compensation Characteristic,” IEEE Transactions on Circuits and Systems Ⅱ: Express Briefs, Vol. 68, No. 1, pp. 461-465, Jan. 2021.DOI
28 
H. Seok, H. Seo, J. Lee, and Y. Kim, “Design Optimization of a 4-2 Compressor for Low-Cost Approximate Multipliers,” IEIE Transactions on Smart Processing and Computing, Vol. 11, No. 6, pp. 455-461, Dec. 2022.DOI
29 
J. Lee, H. Seo, H. Seok, and Y. Kim, "A Novel Approximate Adder Design Using Error Reduced Carry Prediction and Constant Truncation," IEEE Access, Vol. 9, pp.119939-119953, Aug. 2021.DOI
30 
V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, “IMPACT: IMPrecise adders for low-power approximate computing,” IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 409-414, Aug. 2011.DOI