Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2024-06 (Vol.24 No.03)
  4. 10.5573/JSTS.2024.24.3.240
XML PDF INFO REF

References

1 
Sergei P. Skorobogatov, “Semi-invasive attacks-A new approach to hardware security analysis,” No. UCAM-CL-TR-630. University of Cambridge, Computer Laboratory, Apr. 2005.DOI
2 
Y. Yang, L. Wu, G. Yin, L. Li and H. Zhao, "A Survey on Security and Privacy Issues in Internet-of-Things," IEEE Internet of Things Journal, vol. 4, no. 5, pp. 1250-1258, Oct. 2017.DOI
3 
F. Frustaci, F. Spagnolo, S. Perri and P. Corsonello, "A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 2, pp. 756-760, Feb. 2023.DOI
4 
Lee, Donggeon, Hwajeong Seo, and Howon Kim. "Metastability-based feedback method for enhancing fpga-based trng," International Journal of Multimedia and Ubiquitous Engineering 9.3, pp. 235-248, 2014.URL
5 
D. E. Holcomb, W. P. Burleson and K. Fu, "Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers," IEEE Transactions on Computers, vol. 58, no. 9, pp. 1198-1210, Sept. 2009.DOI
6 
Van der Leest, Vincent, et al. "Efficient implementation of true random number generator based on sram pufs," Cryptography and Security: From Theory to Applications, Berlin, Heidelberg: Springer Berlin Heidelberg, pp. 300-318, 2012.DOI
7 
B. Sunar, W. J. Martin and D. R. Stinson, "A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks," IEEE Transactions on Computers, vol. 56, no. 1, pp. 109-119, Jan. 2007.DOI
8 
N. Nalla Anandakumar, S. K. Sanadhya and M. S. Hashmi, "FPGA-Based True Random Number Generation Using Programmable Delays in Oscillator-Rings," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 3, pp. 570-574, Mar. 2020.DOI
9 
Suh, G. Edward, and Srinivas Devadas. "Physical unclonable functions for device authentication and secret key generation." Proceedings of the 44th annual design automation conference, 2007.DOI
10 
C. Marchand, L. Bossuet, U. Mureddu, N. Bochard, A. Cherkaoui and V. Fischer, "Implementation and Characterization of a Physical Unclonable Function for IoT: A Case Study With the TERO-PUF," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 1, pp. 97-109, Jan. 2018.DOI
11 
Daihyun Lim, J. W. Lee, B. Gassend, G. E. Suh, M. van Dijk and S. Devadas, "Extracting secret keys from integrated circuits," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 10, pp. 1200-1205, Oct. 2005DOI
12 
Guajardo, Jorge, et al. "FPGA intrinsic PUFs and their use for IP protection." Cryptographic Hardware and Embedded Systems-CHES 2007, 9th International Workshop, Vienna, Austria, Sep. 2007.DOI
13 
S. Taneja, V. K. Rajanna and M. Alioto, "In-Memory Unified TRNG and Multi-Bit PUF for Ubiquitous Hardware Security," IEEE Journal of Solid-State Circuits, vol. 57, no. 1, pp. 153-166, Jan. 2022.DOI
14 
S. K. Satpathy et al., "An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS," IEEE Journal of Solid-State Circuits, vol. 54, no. 4, pp. 1074-1085, Apr. 2019.DOI
15 
B. Gao, B. Lin, X. Li, J. Tang, H. Qian and H. Wu, "A Unified PUF and TRNG Design Based on 40-nm RRAM With High Entropy and Robustness for IoT Security," IEEE Transactions on Electron Devices, vol. 69, no. 2, pp. 536-542, Feb. 2022.DOI
16 
Maiti, Abhranil, et al. "Physical unclonable function and true random number generator: a compact and scalable implementation." Proceedings of the 19th ACM Great Lakes symposium on VLSI, 2009.DOI
17 
F. Kodýtek, R. Lórencz, and J. Buček. "Improved ring oscillator PUF on FPGA and its properties," Microprocessors and Microsystems, vol. 47, pp. 55-63, 2016.DOI
18 
S. Buchovecká, et al. "True random number generator based on ring oscillator PUF circuit," Microprocessors and Microsystems, vol. 53, pp. 33-41, 2017.DOI
19 
I. Baturone, R. Román and Á. Corbacho, "A Unified Multibit PUF and TRNG Based on Ring Oscillators for Secure IoT Devices," IEEE Internet of Things Journal, vol. 10, no. 7, pp. 6182-6192, 1 Apr. 2023.DOI
20 
J. A. McNeill, "Jitter in ring oscillators," IEEE Journal of Solid-State Circuits, vol. 32, no. 6, pp. 870-879, Jun. 1997.DOI
21 
K. Wold, and CH. Tan, "Analysis and enhancement of random number generator in FPGA based on oscillator rings," International Journal of Reconfigurable Computing, pp. 1-8, Jan. 2009.DOI
22 
A. Rukhin, et al., “A statistical test suite for random and pseudorandom number generators for cryptographic applications,” US Department of Commerce, Technology Administration, National Institute of Standards and Technology, vol. 22, 2001.URL