Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2022-08 (Vol.22 No.04)
  4. 10.5573/JSTS.2022.22.4.266
XML PDF INFO REF

References

1 
Choi W. Y., Park B. G., Lee J. D., Liu T. J. K., 2007, Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec, IEEE Electron Device Lett., Vol. 28, No. 8, pp. 743-745DOI
2 
Bernstein K., Cavin R. K., Porod W., Seabaugh A., Welser J., 2010, Device and architecture outlook for beyond CMOS switches, Proc. IEEE, Vol. 98, No. 12, pp. 2169-2184DOI
3 
Kim J. H., Kim S., Park B. G., 2019, Double-Gate TFET With Vertical Channel Sandwiched by Lightly Doped Si, IEEE Trans. Electron Devices, Vol. 66, No. 4, pp. 1656-1661DOI
4 
Seabaugh A. C., Zhang Q., 2010, Low-voltage tunnel transistors for beyond CMOS logic, Proc. IEEE, Vol. 98, No. 12, pp. 2095-2110DOI
5 
Wang P. Y., Tsui B. Y., 2016, Band engineering to improve average subthreshold swing by suppressing low electric field band-to-band tunneling with epitaxial tunnel layer tunnel FET structure, IEEE Trans. Nanotechnol., Vol. 15, No. 1, pp. 74-79DOI
6 
Kim S. W., Choi W. Y., Kim H., Sun M. C., Kim H. W., Park B. G., 2012, Investigation on hump effects of L-shaped tunneling filed-effect transistors, 2012 IEEE Silicon Nanoelectronics Workshop, SNW 2012, pp. 1-2DOI
7 
Mishra A., Pattanaik M., Sharma V., 2013, Double gate vertical tunnel FET for hybrid CMOS-TFET based low standby power logic circuits, 2013 Annual International Conference on Emerging Research Areas, AICERA 2013 and 2013 International Conference on Microelectronics, Communications and Renewable Energy, ICMiCR 2013 - Proceedings, pp. 1-4DOI
8 
Long P., Wilson E., Huang J. Z., Klimeck G., Rodwell M. J. W., Povolotskyi M., 2016, Design and Simulation of GaSb/InAs 2D Transmission-Enhanced Tunneling FETs, IEEE Electron Device Lett., Vol. 37, No. 1, pp. 107-110DOI
9 
Knoch J., Nanowire Tunneling Field-Effect Transistors, in Semiconductors and Semimetals, Vol. 94, S. A. Dayeh, A. Fontcuberta i Morral, and C. B. T.-S. and S. Jagadish, eds. Elsevier, 2016, pp. 273-295DOI
10 
Zhang Q., Zhao W., Seabaugh A., 2006, Low-subthreshold-swing tunnel transistors, IEEE Electron Device Lett., Vol. 27, No. 4, pp. 297-300DOI
11 
Gandhi R., Chen Z., Singh N., Banerjee K., Lee S., 2011, Vertical Si-Nanowire n-type tunneling FETs with low subthreshold swing ≤50 mV/decade) at room temperature, IEEE Electron Device Lett., Vol. 32, No. 4, pp. 437-439DOI
12 
Gusev E. P., Buchanan D. A., Cartier E., Kumar A., DiMaria D., Guha S., Callegari A., Zafar S., Jamison P. C., Neumayer D. A., Copel M., Gribelyuk M. A., Okorn-Schmidt H., D’Emic C., Kozlowski P., Chan K., Bojarczuk N., Ragnarsson L. Å., Ronsheim P., Rim K., Fleming R. J., Mocuta A., Ajmera A., 2001, Ultrathin high-K gate stacks for advanced CMOS devices, Technical Digest - International Electron Devices Meeting, pp. 451-454DOI
13 
Boucart K., Ionescu A. M., 2007, Double-gate tunnel FET with high-κ gate dielectric, IEEE Trans. Electron Devices, Vol. 54, No. 7, pp. 1725-1733DOI
14 
Datta S., Dewey G., Doczy M., Doyle B. S., Jin B., Kavalieros J., Kotlyar R., Metz M., Zelick N., Chau R., 2003, High Mobility Si/SiGe Strained Channel MOS Transistors with HfO 2/TiN Gate Stack, Technical Digest - International Electron Devices Meeting, pp. 653-656DOI
15 
Gusev E. P., Narayanan V., Frank M. M., 2006, Advanced high-κ dielectric stacks with polySi and metal gates: Recent progress and current challenges, IBM J. Res. Dev., Vol. 50, No. 4-5, pp. 387-410DOI
16 
Saha R., Bhowmick B., Baishya S., 2018, Effect of gate dielectric on electrical parameters due to metal gate WFV in n-channel Si step FinFET, Micro Nano Lett., Vol. 13, No. 7, pp. 1007-1010DOI
17 
Saha R., Bhowmick B., Baishya S., 2019, Impact of WFV on electrical parameters due to high-k/metal gate in SiGe channel tunnel FET, Microelectron. Eng., Vol. 214, pp. 1-4DOI
18 
Lee B. H., Choi R., Kang L., Gopalan S., Nieh R., Onishi K., Jeon Y., Qi W. J., Kang C., Lee J. C., 2000, Characteristics of TaN gate MOSFET with ultrathin hafnium oxide (8Å-12Å), Technical Digest - International Electron Devices Meeting, pp. 39-41DOI
19 
Hou Y. T., Li M. F., Low T., Kwong D. L., 2004, Metal gate work function engineering on gate leakage of MOSFETs, IEEE Trans. Electron Devices, Vol. 51, No. 11, pp. 1783-1789DOI
20 
Wang S. J., Chen I. C., Tigelaar H. L., 1991, Effects of Poly Depletion on the Estimate of Thin Dielectric Lifetime, IEEE Electron Device Lett., Vol. 12, No. 11, pp. 617-619DOI
21 
Anghel C., Chilagani P., Amara A., Vladimirescu A., 2010, Tunnel field effect transistor with increased on current, low-k spacer and high-k dielectric, Appl. Phys. Lett., Vol. 96, No. 12, pp. 2008-2011DOI
22 
Reid D., Millar C., Roy S., Asenov A., 2010, Understanding LER-induced MOSFET VT variability-Part I: Three-dimensional simulation of large statistical samples, IEEE Trans. Electron Devices, Vol. 57, No. 11, pp. 2801-2807DOI
23 
Croon J. A., Storms G., Winkelmeier S., Pollentier I., Ercken M., Decoutere S., Sansen W., Maes H. E., 2002, Line edge roughness: Characterization, modeling and impact on device behavior, Technical Digest - International Electron Devices Meeting, pp. 307-310DOI
24 
Li Y., Hwang C. H., Li T. Y., 2009, Random-dopant-induced variability in nano-CMOS devices and digital circuits, IEEE Trans. Electron Devices, Vol. 56, No. 8, pp. 1588-1597DOI
25 
Kovac U., Alexander C., Roy G., Riddet C., Cheng B., Asenov A., 2010, Hierarchical simulation of statistical variability: From 3-D MC with ab initio ionized impurity scattering to statistical compact models, IEEE Trans. Electron Devices, Vol. 57, No. 10, pp. 2418-2426DOI
26 
Hobbs C. C., Fonseca L. R. C., Knizhnik A., Dhandapani V., Samavedam S. B., Taylor W. J., Grant J. M., Dip L. R. G., Triyoso D. H., Hegde R. I., Gilmer D. C., Garcia R., Roan D., Lovejoy M. L., Rai R. S., Hebert E. A., Tseng H. H., Anderson S. G. H., White B. E., Tobin P. J., 2004, Fermi-level pinning at the polysilicon/metal oxide interface - Part I, IEEE Trans. Electron Devices, Vol. 51, No. 6, pp. 971-977DOI
27 
Choi K. M., Choi W. Y., 2013, Work-function variation effects of tunneling field-effect transistors (TFETs), IEEE Electron Device Lett., Vol. 34, No. 8, pp. 942-944DOI
28 
Choi K. M., Kim S. K., Choi W. Y., May 2016, Influence of number fluctuation and position variation of channel dopants and gate metal grains on tunneling field-effect transistors (TFETs), J. Nanosci. Nanotechnol., Vol. 16, No. 5, pp. 5255-5258DOI
29 
Choi W. Y., 2015, Design guidelines of tunnelling field-effect transistors for the suppression of workfunction variation, Electron. Lett., Vol. 51, No. 22, pp. 1819-1821DOI
30 
Dadgour H. F., Endo K., De V. K., Banerjee K., 2010, Grain-orientation induced work function variation in nanoscale metal-gate transistors - Part I: Modeling, analysis, experimental validation, IEEE Trans. Electron Devices, Vol. 57, No. 10, pp. 2504-2514DOI
31 
Dadgour H. F., Endo K., De V. K., Banerjee K., 2010, Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors—Part II: Implications for Process, Device, Circuit Design, IEEE Trans. Electron Devices, Vol. 57, No. 10, pp. 2515-2525DOI
32 
Choi K. M., Choi W. Y., 2013, Work-Function Variation Effects of Tunneling Field-Effect Transistors (TFETs), IEEE Electron Device Lett., Vol. 34, No. 8, pp. 942-944DOI
33 
Avci U. E., Morris D. H., Hasan S., Kotlyar R., Kim R., Rios R., Nikonov D. E., Young I. A., 2013, Energy efficiency comparison of nanowire heterojunction TFET and Si MOSFET at Lg=13nm, including P-TFET and variation considerations, Technical Digest - International Electron Devices Meeting, IEDM, pp. 33.4.1-33.4.4DOI
34 
Lee K., Jeon M. G., Park S. H., Yoon T. Y., Noh J. S., Kim J. H., Jul. 2021, Analysis of Quantized Current Effect with Work Function Variation in Tunnel-Field Effect Transistor, Nano Korea, pp. 753Google Search
35 
Kim J. H., Kim T. C., Kim G., Kim H. W., Kim S., 2020, Methodology to Investigate Impact of Grain Orientation on Threshold Voltage and Current Variability in Tunneling Field-Effect Transistors, IEEE J. Electron Devices Soc., Vol. 8, No. October, pp. 1345-1349DOI
36 
Frye A., Galyon G. T., Palmer L., 2007, Crystallographic texture and whiskers in electrodeposited tin films, IEEE Trans. Electron. Packag. Manuf., Vol. 30, No. 1, pp. 2-10DOI
37 
Dadgour H., De V., Banerjee K., 2008, Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design, IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, pp. 270-277DOI
38 
Kwon D. W., Kim J. H., Park E., Lee J., Kim S., Park B. G., 2017, Switching characteristic analysis of tunnel field-Effect transistor (TFET) inverters, J. Nanosci. Nanotechnol., Vol. 17, No. 10, pp. 7134-7139DOI
39 
Kim G., Kim J. H., Kim J., Kim S., 2020., Analysis of Work-Function Variation Effects in a Tunnel Field-Effect Transistor Depending on the Device Structure, Applied Sciences, Vol. 10, No. 15, pp. 5378DOI
40 
Kim H. W., Kim J. H., 2020, Study on the Influence of Drain Voltage on Work Function Variation Characteristics in Tunnel Field-effect Transistor, J. Semicond. Technol. Sci., Vol. 20, No. 6, pp. 558-564DOI
41 
Lee W., Choi W., 2011, Influence of inversion layer on tunneling field-effect transistors, IEEE Electron Device Lett., Vol. 32, No. 9, pp. 1191-1193DOI