Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2022-04 (Vol.22 No.02)
  4. 10.5573/JSTS.2022.22.2.61
XML PDF INFO REF

References

1 
Yu B., et al. , 2002, FinFET scaling to 10 nm gate length, in Technical Digest - International Electron Devices Meeting, pp. 251-254DOI
2 
Singh N., et al. , 2006, High-performance fully depleted silicon nanowire (diameter ${\leq}$ 5 nm) gate-all-around CMOS devices, IEEE Electron Device Lett., Vol. 27, No. 5, pp. 383-386DOI
3 
Huang X., et al. , 1999, Sub 50-nm FinFET: PMOS, in Technical Digest - International Electron Devices Meeting, pp. 67-70DOI
4 
Hisamoto D., et al. , 2000, FinFET\textemdash{}A self-aligned double-gate MOSFET scalable to 20 nm, IEEE Trans. Electron Devices, Vol. 47, No. 12, pp. 2320-2325DOI
5 
Bangsaruntip S., et al. , 2009, High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling, in Technical Digest - International Electron Devices Meeting, IEDM, pp. 1-4DOI
6 
Wee D., et al. , 2019, U-shaped Reconfigurable Field-effect Transistor, Journal of Semiconductor Technology and Science, Vol. 19, No. 1, pp. 63-68DOI
7 
Yadav S., Pamnani A., Sharma D., Gedam A., Kumar A., Sharma N., 2019, A novel design approach of charge plasma tunnel FET for radio frequency applications, J. Semicond., Vol. 40, No. 5DOI
8 
Choi W. Y., Park B. G., Lee J. D., Liu T. J. K., 2007, Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec, IEEE Electron Device Lett., Vol. 28, No. 8, pp. 743-745DOI
9 
Kim J. H., Kim S., Park B. G., 2019, Double-Gate TFET With Vertical Channel Sandwiched by Lightly Doped Si, IEEE Trans. Electron Devices, Vol. 66, No. 4, pp. 1656-1661DOI
10 
Kim S. W., Kim J. H., Liu T. J. K., Choi W. Y., Park B. G., 2016, Demonstration of L-Shaped Tunnel Field-Effect Transistors, IEEE Trans. Electron Devices, Vol. 63, No. 4, pp. 1774-1778DOI
11 
Sung H. K., Kam H., Hu C., Liu T. J. K., 2009, Germanium-source tunnel field effect transistors with record high I ON/IOFF, Dig. Tech. Pap. - Symp. VLSI Technol., pp. 178-179Google Search
12 
Gandhi R., Chen Z., Singh N., Banerjee K., Lee S., 2011, Vertical Si-Nanowire n-type tunneling FETs with low subthreshold swing ${\leq}$50 mV/decade) at room temperature, IEEE Electron Device Lett., Vol. 32, No. 4, pp. 437-439DOI
13 
Ghosh B., Akram M. W., 2013, Junctionless tunnel field effect transistor, IEEE Electron Device Lett., Vol. 34, No. 5, pp. 584-586DOI
14 
Kwon D. W., et al. , 2017, Effects of Localized Body Doping on Switching Characteristics of Tunnel FET Inverters with Vertical Structures, IEEE Trans. Electron Devices, Vol. 64, No. 4, pp. 1799-1805DOI
15 
Dewey G., et al. , 2011, Fabrication, characterization, and physics of III-V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing, Tech. Dig. - Int. Electron Devices Meet. IEDM, Vol. 3, pp. 785-788DOI
16 
Cho S., Sun M. C., Kim G., Kamins T. I., Park B. G., Harris J. S., Sep. 2011, Design optimization of a type-I heterojunction tunneling field-effect transistor (I-HTFET) for high performance logic technology, J. Semicond. Technol. Sci., Vol. 11, No. 3, pp. 182-189DOI
17 
Chiang M. H., Lin J. N., Kim K., Te Chuang C., 2007, Random dopant fluctuation in limited-width FinFET technologies, IEEE Trans. Electron Devices, Vol. 54, No. 8, pp. 2055-2060DOI
18 
Shin C., Sun X., Liu T. J. K., 2009, Study of random-dopant-fluctuation (RDF) effects for the trigate bulk MOSFET, IEEE Trans. Electron Devices, Vol. 56, No. 7, pp. 1538-1542DOI
19 
Nagy D., Indalecio G., García-Loureiro A. J., Elmessary M. A., Kalna K., Seoane N., 2017, Metal Grain Granularity Study on a Gate-All-Around Nanowire FET, IEEE Trans. Electron Devices, Vol. 64, No. 12, pp. 5263-5269DOI
20 
Croon J. A., et al. , 2002, Line edge roughness: Characterization, modeling and impact on device behavior, in Technical Digest - International Electron Devices Meeting, pp. 307-310DOI
21 
Brown A. R., Idris N. M., Watling J. R., Asenov A., 2010, Impact of metal gate granularity on threshold voltage variability: A full-scale three-dimensional statistical simulation study, IEEE Electron Device Lett., Vol. 31, No. 11, pp. 1199-1201DOI
22 
Jang J.-S., Lee H. K., Choi W. Y., Dec. 2012, Random Dopant Fluctuation Effects of Tunneling Field-Effect Transistors (TFETs), J. Inst. Electron. Inf. Eng., Vol. 49, No. 12, pp. 179-183DOI
23 
Kim J. H., Lee M. G., Shin S. S., Kim S., 2020, Investigation of line-edge roughness effects on electrical characteristics of nanowire tunnel FETs and MOSFETs, J. Semicond. Technol. Sci., Vol. 20, No. 1, pp. 41-46DOI
24 
Kim M., et al. , 2017, Impact ionization and tunneling operations in charge-plasma dopingless device, Superlattices Microstruct., Vol. 111, pp. 796-805DOI
25 
Yadav D. S., et al. , 2017, Performance investigation of hetero material (InAs/Si)-based charge plasma TFET, Micro Nano Lett., Vol. 12, No. 6, pp. 358-363DOI
26 
Hueting R. J. E., Rajasekharan B., Salm C., Schmitz J., 2008, The charge plasma P-N diode, IEEE Electron Device Lett., Vol. 29, No. 12, pp. 1367-1369DOI
27 
Kumar M. J., Janardhanan S., 2013, Doping-less tunnel field effect transistor: Design and investigation, IEEE Trans. Electron Devices, Vol. 60, No. 10, pp. 3285-3290DOI
28 
Bardeen J., May 1947, Surface states and rectification at a metal semi-conductor contact, Phys. Rev., Vol. 71, No. 10, pp. 717-727DOI
29 
Tersoff J., Harrison W. A., Jun. 1987, Transition-metal impurities in semiconductors their connection with band lineups and Schottky barriers, Phys. Rev. Lett., Vol. 58, No. 22, pp. 2367-2370DOI
30 
Choi K. M., Choi W. Y., 2013, Work-function variation effects of tunneling field-effect transistors (TFETs), IEEE Electron Device Lett., Vol. 34, No. 8, pp. 942-944DOI
31 
Kim H. W., Kim J. H., 2020, Study on the influence of drain voltage on work function variation characteristics in tunnel field-effect transistor, J. Semicond. Technol. Sci., Vol. 20, No. 6, pp. 1-7DOI
32 
Kim J. H., Kim H. W., Song Y. S., Kim S., Kim G., 2020, Analysis of current variation with work function variation in L-shaped tunnel-field effect transistor, Micromachines, Vol. 11, No. 8DOI
33 
Jeon M. G., Lee K., Park S. H., Yoon T. Y., Noh J. S., Kim J. H., Jul. 2021., Doping-less Tunnel-Field Effect Transistor with Charge Trap Layer, in Nano Korea, pp. 738Google Search
34 
Wu J., Min J., Taur Y., 2015, Short-Channel Effects in Tunnel FETs, IEEE Trans. Electron Devices, Vol. 62, No. 9, pp. 3019-3024DOI
35 
Dabral A., et al. , 2018, Study of the Intrinsic Limitations of the Contact Resistance of Metal/Semiconductor Interfaces through Atomistic Simulations, ECS J. Solid State Sci. Technol., Vol. 7, No. 6, pp. N73-N80DOI
36 
Sentaurus , 2009, Sentaurus sDevice 2015, Simulation, no. June, p. 2015Google Search
37 
Kane E. O., Jan. 1961, Theory of tunneling, J. Appl. Phys., Vol. 32, No. 1, pp. 83-91DOI
38 
Biswas A., Dan S. S., Le Royer C., Grabinski W., Ionescu A. M., 2012, TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model, Microelectron. Eng., Vol. 98, pp. 334-337DOI
39 
Li D. H., 2011, Characterization and optimization of charge trapping behaviors for non-volatile memory (NVM) device, Seoul National UniversityGoogle Search
40 
Kim J. H., Kim S., 2020, Study on the nonlinear output characteristic of tunnel field-effect transistor, J. Semicond. Technol. Sci., Vol. 20, No. 2, pp. 159-162DOI
41 
De Michielis L., Lattanzio L., Ionescu A. M., 2012, Understanding the superlinear onset of tunnel-FET output characteristic, IEEE Electron Device Lett., Vol. 33, No. 11, pp. 1523-1525DOI