Mobile QR Code QR CODE


Hurrell C. P., Lyden C., Laing D., Hummerston D., Vickery M., Dec 2010, An 18 b 12.5 MS/s ADC with 93 dB SNR, IEEE J. Solid-State Circuits, Vol. 45, No. 12, pp. 2647-2654DOI
Shen J., Apr 2018, A 16-bit 16-MS/s SAR ADC with on-chip calibration in 55-nm CMOS, IEEE J. Solid-State Circuits, Vol. 53, No. 4, pp. 1149-1160DOI
Hsu C.-W., Mar 2018, A 12-b 40-MS/s calibration-free SAR ADC, IEEE Trans. Circuits Syst. I Reg. Papers, Vol. 65, No. 3, pp. 881-890DOI
Asghar S., Nov 2018, A 2-MS/s, 11.22 ENOB, extended input range SAR ADC with improved DNL and offset calculation, IEEE Trans. Circuits Syst. I Reg. Papers, Vol. 65, No. 11, pp. 3628-3638DOI
Tan K. S., Aug 16 1983, On board self-calibration of analog-to-digital and digital-to-analog converters, U.S. Patent 4 399 426Google Search
Yoshioka M., , A 10-b 50-MS/s 820-μW SAR ADC with on-chip digital calibration, in Proc. IEEE Int. Solid-State Circuits Conf, pp. 384-385DOI
Timko M. P., 1997, A/D converter with charge redistribution DAC and split summation of main and correcting DAC outputs, U.S. Patent 5 684 487Google Search
Welland D. R., Callahan M. J., Nov 24 1987, Self-calibration method for capacitors in a monolithic integrated circuit, U.S. Patent 4 709 225Google Search
Chen H. F., Jan 30 2007, Self-calibration circuit for capacitance mismatch, U.S. Patent 7 170 439Google Search
Troster G., Herbst D., Jun 1988, Error cancellation technique for capacitor arrays in A/D and D/A converters, IEEE Trans. Circuits Syst., Vol. 35, No. 6, pp. 749-751DOI
Liu W., Feb 2009, A 600 MS/s 30 mW 0.13${\mathrm{\mu}}$m CMOS ADC array achieving over 60 dB SFDR with adaptive digital equalization, in IEEE ISSCC Dig. Tech. Papers, pp. 82-83Google Search
McNeill J. A., Chan K. Y., Coln M. C. W., David C. L., Brenneman C., Oct 2011, All-digital background calibration of a successive approximation ADC using the, IEEE Trans. Circuits Sys. I Reg. Papers, Vol. 58, No. 10, pp. 2355-2365DOI
Um J.-Y., Kim Y.-J., Song E.-W., Sim J.-Y., Park H.-J., Nov 2013, A digital-domain calibration of split-capacitor DAC for a differential SAR ADC without additional analog circuits, IEEE Trans. Circuits Sys. I Reg. Papers, Vol. 60, No. 11, pp. 2845-2856DOI
Harpe P., Cantatore E., van Roermund A., Dec 2013, A 10b/12b 40 kS/s SAR ADC with data-driven noise reduction achieving up to 10.1b ENOB at 2.2 fJ/conversion-step, IEEE J. Solid-State Circuits, Vol. 48, No. 12, pp. 3011-3018DOI
Namgoong M. Ahmadi and W., Sep 2013, A 3.3 fJ/conversion-step 250 kS/s 10 b SAR ADC using optimized vote allocation, in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Vol. 22, No. 25, pp. 1-4DOI
Chen L., Sep 2015, A 10.5-b ENOB 645 nW 100kS/s SAR ADC with statistical estimation based noise reduction, in Proc. Custom Integr. Circuit Conf. (CICC), pp. 1-4DOI
Fateh S., Nov 2015, A reconfigurable 5-to-14 bit SAR ADC for battery-powered medical instrumentation, IEEE Trans. Circuits Syst. I Reg. Papers, Vol. 62, No. 11, pp. 2685-2694DOI
Zhu Y., Jun 2010, A 10-bit 100-MS/s reference-free SAR ADC in 90nm CMOS, IEEE J. Solid-State Circuits, Vol. 45, No. 6, pp. 1111-1121Google Search
Park J.-S., Feb 2020, 12 b 50 MS/s 0.18 μm CMOS SAR ADC based on highly linear C-R hybrid DAC, IET Electronics Letters, Vol. 56, No. 3, pp. 119-121Google Search
Xu H., Abidi A. A., Aug 2019, Analysis and design of regenerative comparators for low offset and noise, IEEE Trans. Circuits Syst. I Reg. Papers, Vol. 66, No. 8, pp. 2817-2830DOI
Ding M., Feb 2017, A 46 μW 13 b 6.4 MS/s SAR ADC with background mismatch and offset calibration, IEEE J. Solid-State Circuits, Vol. 52, No. 2, pp. 423-432DOI
Chang K-.H., Hsieh C.-C., Oct 2019, A calibration-free 13-bit 10-MS/s full-analog SAR ADC with continuous-time feedforward cascaded op-amps, IEEE J. Solid-State Circuits, Vol. 54, No. 10, pp. 2691-2702DOI
Park J., Nagaraj K., Ash M., Kumar A., A 12-/14-bit, 4/2MSPS, 0.085mm2 SAR ADC in 65nm using novel residue boosting, in Proc. Custom Integr. Circuit Conf. (CICC), pp. 1-4Google Search
Kr M., "Amer , Janssen E., Doris K., Murmann and B., Feb 2017, A 14-bit 30-MS/s 38-mW SAR ADC using noise filter gear shifting, IEEE Trans. Circuits Syst. II Exp. Briefs, Vol. 64, No. 2, pp. 116-120DOI
Xu H., Feb 2019, A 78.5-dB SNDR radiation- and metastability-tolerant two-step split SAR ADC operating up to 75 MS/s with 24.9-mW power consumption in 65-nm CMOS, IEEE J. Solid-State Circuits, Vol. 54, No. 2, pp. 441-451DOI
Hung T.-C., Kuo T.-H., May 2019, A 75.3-dB SNDR 24-MS/s ring amplifier-based pipelined ADC using averaging correlated level shifting and reference swapping for reducing errors from finite opamp gain and capacitor, IEEE J. Solid-State Circuits, Vol. 54, No. 5, pp. 1425-1435DOI