Mobile QR Code QR CODE


Nguyen Q. T., Jang D., Ansari M. H. R., Kim G., Cho S., Cho I. H., Oct 2021., Reliability improvement of 1T DRAM based on feedback transistor by using local partial insulators, Jpn. J. Appl. Phys.,104002-1-104002-7, Vol. 60, No. 10Google Search
Cho S., Ansari M. H. R., Apr 2020, Performance Improvement of 1T DRAM by Raised Source and Drain Engineering, IEEE Trans, Electron Devices, Vol. 67, No. 4, pp. 1471-1479DOI
Navlakha N., Lin J.-T., Kranti A., Apr 2021, Improved Retention Time in Twin Gate 1T DRAM With Tunneling Based Read Mechanism, IEEE Electron Devices, Vol. 68, No. 4, pp. 1577-1584DOI
Yoshida E., Tanaka T., Apr 2006, A Capacitorless 1T-DRAM Technology Using Gate-Induced Drain-Leakage (GIDL) Current for Low-Power and High-Speed Embedded Memory, IEEE Trans. Electron Devices, Vol. 53, No. 4, pp. 692-697DOI
Lee Y. J., Cho S., 2021, Assessment of Data Retainability in Capacitorless Dynamic Random-Access Memory by Time- and Position-Dependent Hole Diffusion Function, Proc. 2021 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices (AWAD 2021)Google Search
Yu E., Cho S., Shin H., Park; B.-G., Apr. 2019, A Band-Engineered One-Transistor DRAM with Improved Data Retention and Power Efficiency, IEEE Electron Device Lett, Vol. 40, No. 4, pp. 562-565DOI
Schenk. A., May 1992, A model for the field and temperature dependence of Shockley-Read-Hall lifetimes in silicon, Solid-State Electron, Vol. 35, No. 11, pp. 1585-1592.DOI
Balluffi R. W., Allen S. M., Carter W. C., 2005, Kinetics of Materials, John Wiley & Sons, NJ, USA, pp. 83-86Google Search
Burgler J. F., Coughran William M., Jr , Fichtner; W., Oct 1991, An Adaptive Grid Refinement Strategy for the Drift-Diffusion Equations, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., Vol. 10, No. 10, pp. 1251-1258DOI
MATLAB R2021a , MathWorks, online reference at latest_features.htmlGoogle Search
Lim H., Fossum J. G., Oct. 1983., Threshold Voltage of Thin-Film Silicon-on-Insulator (SOI) MOSFET’s, , Vol. ED-30, No. no. 10, pp. 1244-1251DOI
Wei A., Sherony M. J., Antoniadis; D. A., Feb 1988, Effect of Floating-Body Charge on SOI MOSFET Design, IEEE Trans. Electron Devices, Vol. 45, No. 2, pp. 430-438DOI
Chan M., Su P., Wan H., Lin C.-H., Fung S. K.-H., Niknejad A. M., Hu C., Ko; and P. K., Jun 2004, Modeling the floating-body effets of fully depleted, partially depleted, and body-grounded SOI MOSFETs, Solid-State Electron., Vol. 48, No. 6, pp. 969-978DOI
Ha J., Lee J. Y., Kim M., Cho S., Cho; I. H., Apr 2019, Investigation and Optimization of Double-Gate MPI 1T DRAM with Gate-Induced Drain Leakage Operation, J. Semicond. Technol. Sci., Vol. 19, No. 2, pp. 165-171DOI
Ansari M. H. R., Navlakha N., Lee J. Y., Cho S., Apr 2020, Double-Gate Junctionless 1T DRAM With Physical Barriers for Retention Improvement, IEEE Trans. Electron Devices, Vol. 67, No. 4, pp. 1471-1479DOI
Kim M., Ha J., Han J.-H., Cho S., Cho I. H., Nov. 2018, A Novel One-Transistor Dynamic Random-Access Memory (1T DRAM) Featuring Partially Inserted Wide-Bandgap Double Barrier for High-Temperature Applications, Micromachines, Vol. 9, No. 11, pp. 581-589Google Search