Choi J.-S., Hwang M.-S., Jeong D.-K., Mar 2004, A 0.18-m CMOS 3.5-Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method, IEEE J. Solid-State Circuits, Vol. 39, No. 3, pp. 419-425

Stojanovic V., Ho A., Garlepp B. W., Chen F., Wei J., Tsang G., Alon E., Kollipara R. T., Werner C. W., Zerbe J. L., Horowitz M. A., Apr 2005, Autonomous Dual-Mode (PAM2/4) Serial Link Transceiver with Adaptive Equalization and Data Recovery, IEEE J. Solid-State Circuits, Vol. 40, No. 4, pp. 1012-1026

Beukema T., Sorna M., Selander K., Zier S., Ji B. L., Murfet P., Mason J., Rhee W., Ainspan H., Parker B., Beakes M., Dec 2005, A 6.4-Gb/s CMOS SerDes Core with feed-forward and decision-feedback equalization, IEEE J. Solid-State Circuits, Vol. 40, No. 12, pp. 2633-2645

Emami-Neyestanak A., Varzaghani A., Bulzacchelli J. F., Rylyakov A., Ken Yang C.-K., Friedman D. J., Apr 2007, A 6.0-mW 10.0-Gb/s Receiver with Switched-Capacitor Summation DFE, IEEE J. Solid-State Circuits, Vol. 42, No. 4, pp. 889-896

Wong K.-L., Rylyakov A., Yang C.-K. K., Apr 2007, A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver With a 2-Tap DFE Using Soft Decisions, IEEE J. Solid-State Circuits, Vol. 42, No. 4, pp. 881-888

Rylyakov A., Jun 2007, An 11 Gb/s 2.4 mW Half-Rate Sampling 2-Tap DFE Receiver in 6Snm CMOS, in Symp. VLSI Circuits Dig. Tech. Papers, pp. 272-273

Ibrahim S., Razavi B., Jun 2011, Low-Power CMOS Equalizer Design for 20-Gb/s Systems, IEEE J. Solid-State Circuits, Vol. 46, No. 6, pp. 1321-1336

Lu Y., Alon E., Dec 2013, Design Techniques for a 66 Gb/s 46 mW 3-Tap Decision Feedback Equalizer in 65 nm CMOS, IEEE J. Solid-State Circuits, Vol. 48, No. 12, pp. 3243-3257

Parikh Samir, Kao Tony, Hidaka Yasuo, Jiang Jian, Toda Asako, Mcleod Scott, Walker William, Koyanagi Yochi, Shibuya Toshiyuki, Yamada Jun, Feb 2013, A 32Gb/s Wireline Receiver with a Low-Frequency Equalizer, CTLE and 2-Tap DFE in 28nm CMOS, in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 28-29

Dickson T. O., Liu Y., Rylov S. V., Agrawal A., Kim S., Hsieh P. H., Bulzacchelli J. F., Ferriss M., Ainspan H. A., Rylyakov A., Parker B. D., Beakes M. P., Baks C., Shan L., Kwark Y., Tierno J. A., Friedman D. J., Aug 2015, A 1.4 pJ/bit, Power-Scalable 16×12 Gb/s Source-Synchronous I/O With DFE Receiver in 32 nm SOI CMOS Technology, IEEE J. Solid-State Circuits, Vol. 50, No. 8, pp. 1979-1931

Han J., Sutardja N., Lu Y., Alon E., Dec 2017, Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65-nm CMOS Technology, IEEE J. Solid-State Circuits, Vol. 52, No. 12, pp. 3474-3485

Park K., Lee J., Lee K., Choo M.-S., Jang S., Chu S.-H., Kim S., Jeong D.-K., Exp Briefs, A 55.1 mW 1.62-to-8.1 Gb/s Video Interface Receiver Generating up to 680 MHz Stream Clock Over 20 dB Loss Channel, IEEE Trans. Circuits Syst. II

Moon Y., Cho Y.-H., Lee H.-B., Jeong B.-H., Hyun S.-H., Kim B.-C., Jeong I.-C., Seo S.-Y., Shin J.-H., Choi S.-W., Song H.-S., Choi J.-H., Kyung K.-H., Jun Y.-H., Kim K., 2009, 1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with Hybrid-I/O Sense Amplifier and Segmented SubArray Architecture, in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 128-130

Widrow B., McCool J. M., Larimore M. G., Johnson Jr. C. R., Aug 2005, Stationary and Nonstationary Learning Characteristics of the LMS Adaptive Filter, in Proc. IEEE, Vol. 64, No. 8, pp. 1151-1162

Gardner F. M., Nov 1980, Charge-Pump Phase-Locked Loops, IEEE Trans. Communications, Vol. COM-28, pp. 1849-1858