Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2020-08 (Vol.20 No.04)
  4. 10.5573/JSTS.2020.20.4.390
XML PDF INFO REF

REFERENCES

1 
Butler K., Saxena J., Jain A., Fryars T., Lewis J., Hetherington G., 2004, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, IEEE International Test Conference, pp. 355-364DOI
2 
Li Y., Lien W., Lin I., Lee K., 2014, Capture-power-safe test pattern determination for at-speed scan-based testing, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 33, No. 1, pp. 127-137DOI
3 
Lin X., Huang Y., 2008, Scan shift power reduction by freezing power sensitive scan cells, Journal of Electronic Testing, Vol. 24, No. 4, pp. 327-334DOI
4 
Zorian Y., 1993, A distributed BIST control scheme for complex VLSI devices, in Proc. IEEE VLSI Test Symposium, pp. 4-9DOI
5 
Wang L., Wu C., Wen X., 2006, VLSI Test Principles and Architectures: Design for Testability, San Francisco, CA, USA: ElsevierGoogle Search
6 
The IEEE Standards Association , 2013, IEEE Standard for Test Access Port and Boundary-Scan ArchitectureGoogle Search
7 
The IEEE Standards Association , 2005, IEEE Standard Testability Method for Embedded Core-based Integrated CircuitsGoogle Search
8 
The IEEE Standards Association , 2014, IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor DeviceGoogle Search
9 
Xiang D., Wen X., Wang L. T., Mar 2017, Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 3, pp. 942-953DOI
10 
Bahukudumbi S., Chakrabarty K., Dec 2009, Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 17, No. 12, pp. 1730-1741DOI
11 
Lin H. T., Li J. C. M., Mar 2008, Simultaneous capture and shift power reduction test pattern generator for scan testing, IET Computers & Digital Techniques, Vol. 2, No. 2, pp. 132-141DOI
12 
Venkataramani P., Agrawal V. D., 2013, ATE test time reduction using asynchronous clock period, in Proc. 2013 IEEE International Test Conference (ITC), CA, pp. 1-10DOI
13 
Shen Lin , Chang N., 2001, Challenges in power-ground integrity, in Proc. IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001., pp. 651-654DOI
14 
Holst S., Schneider E., 2017, Analysis and Mitigation of IR-Drop Induced Scan Shift-Errors, in Proc. IEEE International Test Conference (ITC ’17), Fort Worth, Texas, USADOI
15 
Bosio A., Dilillo L., Girard P., Todri A., Virazel A., Nov 2012, Why and how controlling power consumption during test: a survey, in Proc. IEEE 21st Asian Test Symposium (ATS ’12), pp. 221-226DOI
16 
Bushnell M., Agrawal V., 2000, Essentials of Electronic Testing for Digital memory, and Mixed-Signal VLSI Circuits, Kluwer, Boston, MAGoogle Search
17 
Sivanantham S., Saranthkumar k., 2012, CSP-Filling: A New X-filling Technique to Reduce Capture and Shift Power in Test Applications, in Proc. Internation Symposium on Electronic System Design, pp. 135-139DOI
18 
Ch. S. B., Singh S. G., 2015, DP-fill: A Dynamic Programming approach to X-filling for minimizing peak test power in scan tests, in Proc. Design, automation & test in europe conference and exhibition (date), pp. 836-841Google Search
19 
Wu T., Zhou L., Liu H., 2014, Reduced Scan-Shift Power Through Scan Partitioning and Test Vector Reordering, in Proc. 21st IEEE Conference on Electronics, Circuit and Systems, pp. 498-501DOI
20 
Mitra S., Das D., 2016, A Stochastic Heuristic based Approach to Test Vector Reordering for Dynamic Test Power Reduction, in Proc. 2nd International Conference on Contemporary Computing and Informatics, pp. 524-529DOI
21 
Seo S., Lee Y., Nov. 2015, Scan Chain Reordering-aware X-Filing and stitching for Scan Shift Power Reduction, in Proc. IEEE 24th Asian Test Symposium (ATS ’15), pp. 1-6DOI
22 
Pathak S., Grover A., Pohit M., Bansal N., 2017, LoCCo-Based Scan Chain Stitching for Low Power DFT, IEEE Transaction on very Large Scale Integration (VLSI) Systems, Vol. 25, pp. 3227-3236DOI
23 
Yoshida T., Watari M., 2002, MD_SCAN method for low power scan testing, in Proc. 11th Asian Test Symposium (’02), Vol. , No. , pp. 80-85DOI
24 
Wu T., Zhou L., Liu H., 2014, Reducing Scan-Shift Power Through Scan Partitioning and Test Vector Reordering, in Proc. 21$^{st}$ IEEE International Conference on Electronics, Circuits and Systems, pp. 498-501DOI
25 
Alpaslan E., July 2010, On Reducing Scan Shift Activity at RTL, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, pp. 1110-1120DOI
26 
Chen Z., Xiang D., 2010, Low-capture-power at-speed testing using partial launch-on-capture test scheme, in Proc. 2010 28th VLSI Test Symposium (VTS), pp. 141-146DOI
27 
Omaña M., Rossi D., Beniamino E., Metra C., Tirumurti C., Galivanche R., Aug 2016, Low-Cost and High-Reduction Approaches for Power Droop during Launch-On-Shift Scan-Based Logic BIST, IEEE Transactions on Computers, Vol. 65, No. 8, pp. 2484-2494DOI
28 
Barnhart C., Brunkhorst V., F.Distler , Farnsworth O., Keller B., Koenemann B., Nov 2001, OPMISR: the foundation for compressed ATPG vectors, in Proc. International Test Conference 2001DOI