Mobile QR Code QR CODE


Kim S., Na S.-I., Yang Y., Kim S., 2018, A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1-8DOI
Weng C.-H., Lin Y.-Y., Lin T.-H., 2017, A 1-V 5-MHz Bandwidth 68.3-dB SNDR Continuous-Time Delta-Sigma Modulator With a Feedback-Assisted Quantizer, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 64, pp. 1085-1093DOI
Kim T.-W., Han C., Maghari N., 2016, A 7.2 mW 75.3 dB SNDR 10 MHz BW CT Delta-Sigma Modulator Using Gm-C-Based Noise-Shaped Quantizer and Digital Integrator, IEEE Journal of Solid-State Circuits, Vol. 51, pp. 1840-1850DOI
Chu C., Bruckner T., Kauffman J.-G., 2013, Analysis and design of high speed/high linearity continuous time delta-sigma modulator, 2013 IEEE International Symposium on Circuits and Systems, Beijing, China, pp. 1268-1271DOI
Caldwell T., Shibata H., 6-9 August 2017, High-Speed Oversampled Continuous-Time Analog-to-Digital Converters, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems; Boston MA, USA, pp. 1001-1004DOI
Basak D., Kalani S., Kinget P., 27-30 May 2018, An On-Chip Static and Dynamic DAC Error Correction Technique for High Speed Multibit Delta-Sigma Modulators, 2018 IEEE International Symposium on Circuits and Systems (ISCAS); Florence, Italy, pp. 1-5DOI
Hu H., Feng Z., Chen C., 6-9 August 2017, High speed digital ELD compensation with hybrid thermometer coding in CT ΔΣ modulators, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS); Boston MA, USA, pp. 1009-1012DOI
Basak D., Li D., Pun K. -P., Sep. 2017, A Gm-C DeltaSigma Modulator with a Merged Input-Feedback Gm Circuit for Nonlinearity Cancellation and Power Efficiency Enhancement, IEEE Trans. Circuits Syst. I, Reg papers, Vol. PP, No. 99, pp. 114DOI
Kauffman J. G., Witte P., Lehmann M., Becker J., Manoli Y., Ortmanns M., Feb 2014, A 72 dB DR, CT ΔΣ Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88 fJ/conv-step in a 25 MHz BW, IEEE J. Solid-State Circuits, Vol. 49, No. 2, pp. 392-404DOI
J.Y. Yoo, M.H. Seo, J.B. Yoon, 18-22 June 2017, HIGH PERFORMANCE FLEXIBLE TACTILE SENSOR ARRAY USING A LARGE AREA PLASTIC NANO-GRATING SUBSTRATE, 2017 19th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS), Kaohsiung, Taiwan, pp. 508-511DOI
Z. WU, C.H. AHN, 18-22 June 2017, WEARABLE PRESSURE AND TEMPERATURE SENSOR ARRAY USING POLYSILICON THIN FILM ON POLYIMIDE, 2017 19th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS), Kaohsiung, Taiwan, pp. 1025-1028DOI
Chen Y., Hsieh G., Chen S., Tseng P., Wang and C., 2014, Zinc oxide nanowire-poly (methyl methacrylate) dielectric layers for polymer capacitive pressure sensors., ACS Appl. Mat. Interfaces, Vol. 7, pp. 45-50DOI
Harada S., Kanao K., Yamamoto Y., Arie T., Akita S., Takei K., 2014, Fully printed flexible fingerprint-like three-axis tactile and slip force and temperature sensors for artificial skin., ACS nano, Vol. 8, pp. 12851-12857DOI
Ali I., Rehman M.R.U., Kim S.Y., Ahmad N., Lee K.Y., 18-20 December 2017, An Ultra Low Power, 3-Wire Serial Interface Design for Data Converters in PinConstrainted Applications with 180 nm CMOS Technology, 2017 International Conference on Frontiers of Information Technology (FIT), Islamabad, Pakistan, pp. 104-109DOI
Gao H., Walker R.M., Nuyujukian P., Makinwa K.A.A., Shenoy K.V., Murmann B., Meng T.H., Hermes E., 2012, A 96-Channel Full Data Rate Direct Neural Interface in 0.13 m CMOS, IEEE Journal of Solid-State Circuits, Vol. 47, pp. 1043-1055DOI
Ren Y., Sin S.-W., Lam C.-S., Wong M.-C., U S.-P., Martins R.P., 7-9 November 2016, A High DR Multi-Channel Stage-Shared Hybrid Front-End for Integrated Power Electronics, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC); Toyama, Japan, pp. 57-60DOI
Gangopadhyay D., Allstot E.G., Dixon A.M.R., Natarajan K., Gupta S., Allstot D.J., 2014, Compressed Sensing Analog Front-End for Bio-Sensor Applications, IEEE Journal of Solid-State Circuits, Vol. 49, pp. 426-438DOI
Jerald Y., Long Y., Dina E.D., Muhammad A.B.A., Ali H.S., Anatha P.C., 2013, An 8-Channel Scalable EEG Acquisition SoC With PatientSpecific Seizure Classification and Recording Processor, IEEE Journal of Solid-State Circuits, Vol. 48, pp. 214-228DOI
Kimura H., Aziz P.M., Jing T.J., Sinha A., Kotagiri S.P., Narayan R., Gao H., Jing P., Hom G., Liang A., Zhang E., Kadkol A., Kothri R., Chan G., Sun Y., Ge B., Zeng J., Ling K., Wang M.C., Malipatil A., Li L., Abel C., 2014, 28 Gb/s 560 mW Multi-Standard SerDes With Single-Stage Analog Front-End and 14-Tap Decision Feedback Equalizer in 28 nm CMOS, IEEE Journal of Solid-State Circuits 2014, Vol. 49, pp. 3091-3103DOI
Yoo J., Becker S., Loh M., Monge M., Candès E., EmamiNeyestanak A., 2012, A 100 MHz-2 GHz 12.5 sub-Nyquist-rate receiver in 90 nm CMOS, in IEEE Radio Frequency Integrated Circuits Symp. Dig., pp. 31-34DOI
Duarte M. F., Wakin M. B., Baraniuk R. G., Nov 2005, Fast reconstruction of piecewise smooth signals from incoherent projections, in Proc. Signal Processing with Adaptative Sparse Structured Representations Workshop, pp. 1-4Google Search