Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2020-06 (Vol.20 No.03)
  4. 10.5573/JSTS.2020.20.3.297
XML PDF INFO REF

REFERENCES

1 
Nirmal D., 2013, Subthreshold analysis of nanoscale FinFETs for ultra low power application using high-k materials, Electronics, International Journal of, Vol. 100, No. 6, pp. 803-817DOI
2 
Ghosh P., 2012, An Accurate Small Signal Modeling of Cylindrical/Surrounded Gate MOSFET for High Frequency Applications, Semiconductor Technology and Science, Journal of, Vol. 12, No. 4, pp. 377-387Google Search
3 
Ghosh P., 2012, An Analytical Drain Current Model for Dual Material Engineered Cylindrical/Surrounded Gate MOSFET, Microelectronics Journal, Vol. 43, No. 1, pp. 17-24DOI
4 
Gupta N., March, 2018, Modeling and analysis of Threshold Voltage for Dual-Halo Dual-Dielectric Triple-Material Surrounding-Gate Metal–Oxide–Semiconductor Field-Effect Transistors, Pure and Applied Mathematics, International Journal of, Vol. 118, No. 18, pp. 3759-3771Google Search
5 
Robertson J., 2004, High dielectric constant oxides, Applied Physics, The European Physical Journal, Vol. 28, No. 3, pp. 265-291DOI
6 
Huang A.P., 2010, Hafnium-based High-k Gate Dielectrics, Advances in Solid State Circuits Technologies, pp. 333-350DOI
7 
Wilk G.D., 2001, High-k gate dielectrics: Current status and materials properties considerations, Applied Physics, Journal of, Vol. 89, No. 10, pp. 5243-5275DOI
8 
Manoj C.R., 2007, Impact of High-k gate dielectrics on the device and circuit performance of Nanoscale FinFETs, Electron Device Letters, IEEE, Vol. 28, No. 4, pp. 295-297DOI
9 
Gupta N., Nov, 2018, Performance and a new 2-D analytical modeling of a Dual-Halo Dual-Dielectric Triple-Material Surrounding-Gate-All-Around (DH-DD-TM-SGAA) MOSFET, Engineering Science and Technology, Journal of, Vol. 13, No. 11, pp. 3619-3631Google Search
10 
Nirmal D., 2010, Nanosized High k Dielectric Material for FINFET, Integrated Ferroelectrics, Vol. 121, No. 1, pp. 31-35DOI
11 
Rollo S., 2020, High performance Fin-FET electrochemical sensor with high-k dielectric materials, In: Sensors and Actuators, B: Chemical, Vol. 303, pp. 1-7DOI
12 
Nirmal D., 2012, Nanoscale channel engineered double gate MOSFET for mixed signal applications using high-k dielectric, Circuit Theory and Applications, International Journal of, Vol. 41, No. 6, pp. 608-618DOI
13 
Tekleab D., Dual high-k oxides with SiGe channel, NY (US), US 2011/8017469B2Google Search
14 
Tekleab D., Silicon nanotube MOSFET, NY (US), US 2014/8871576B2Google Search
15 
Yin C., 2003, Fabrication of Raised S/D Gate-All-Around Transistor and Gate Misalignment Analysis, IEEE Electron Device Letters, Vol. 24, No. 10, pp. 658-660DOI
16 
Lin R., 2002, An adjustable work function technology using Mo gate for CMOS devices, IEEE Electron Device Letters, Vol. 23, pp. 49-51DOI
17 
Meiwes-Broer K.H., 1994, Work functions of metal clusters, Hyperfine Interact, Vol. 89, pp. 263-269DOI
18 
Ghosh P., 2012, ,Analytical modeling and simulation for dual metal gate stack architecture cylindrical/surrounded gate MOSFET, Journal of Semiconductor Technology and Science, Vol. 12, No. 4, pp. 458-463Google Search
19 
Young K. K., 1989, Short channel effect in fully depleted SOI MOSFETs, Electron Device IEEE Transactions on, Vol. 36, No. 2, pp. 399-402DOI
20 
Gupta N., July 2018, An accurate 2D Analytical Model for Transconductance-to-Drain Current ratio (gm/Id) for a Dual-Halo Dual-Dielectric Triple-Material Cylindrical-Gate–All-Around (DH-DD-TM-CGAA) MOSFETs, Engineering International Journal of, Vol. 31, No. 07, pp. 1038-1043Google Search
21 
Vanitha P., et al , 2015, Triple Material Surrounding Gate (TMSG) Nanoscale Tunnel FET-Analytical Modeling and Simulation, Journal of Semiconductor Technology and Science, Vol. 15, No. 6, pp. 585-593Google Search
22 
Dhanaselvam P. S., et al , 2014, A 2D analytical modeling of single halo triple material surrounding gate MOSFET, Electrical Engineering & Technology Journal of, Vol. 9, No. 4, pp. 1355-1359DOI
23 
Venkatesh M., 2020, Influence of Threshold Voltage Performance Analysis on Dual Halo Gate Stacked Triple Material Dual Gate TFET for Ultra Low Power Applications, Silicon, pp. 1-13DOI
24 
Rewari S., 2015, Numerical modeling of subthreshold region of junctionless double surrounding gate MOSFET, Superlattices and Microstructures, Vol. 90, pp. 8-19DOI
25 
ATLAS 3D DEVICE Simulator , 2010, SILVACO InternationalGoogle Search
26 
Cho H., 2019, DIBL enhancement in ferroelectric-gated FinFET, Semiconductor Science and Technology, Vol. 34, No. 2, pp. 1-5DOI
27 
Islam Md. S., 2020, HfO2/TiO2/HfO2 tri-layer high-K gate oxide based MoS2 negative capacitance FET with steep subthreshold swing, American Institute of Physics, Vol. 10, pp. 035202:1-8DOI
28 
Dhanaselvam P. S., et al , 2013, Analytical approach of a nanoscale triple material surrounding gate (TMSG) MOSFETs for reduced short-channel effects, Microelectronics Journal, Vol. 44, No. 5, pp. 400-404DOI