Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2020-02 (Vol.20 No.01)
  4. 10.5573/JSTS.2020.20.1.063
XML PDF INFO REF

REFERENCES

1 
Cai Y., Haratsch E. F., Mutlu O., 2012, Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis, in Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE)DOI
2 
Gallager R. G., Jan 1962, Low-density Parity-check Codes, IRE Transactions on Information Theory, Vol. it-8, No. 1, pp. 21-28DOI
3 
MacKay D. J. C., Mar 1999, Good error-correcting codes based on very sparse matrices, IEEE Transactions on Information Theory, Vol. 45, No. 2, pp. 399-431DOI
4 
Berrou C., Glavieus A., Thitimajshima P., May 1993, Near Shannon limit error-correcting coding and decoding: Turbo-codes, in Proc. Communications, 1993. ICC ’93 Geneva, Technical Program, Conference Record, IEEE International Con-ference on, pp. 1064-1070DOI
5 
Cho S., Kim D., Choi J., Ha J., Apr 2014, Block-Wise Concatenated BCH Codes for NAND Flash Memories, IEEE Transactions on Communi-cations, Vol. 62, No. 4DOI
6 
Cai Y., Yalcin G., O.Mutlu , Cristal A., Unsal O. S., Mai K., 2012, Flash Correct-and-Refresh: Retention-Aware Error Management for Increased Flash Memory Lifetime, in Proc. Computer Design (ICCD), 2012 IEEE 30th International Conference onDOI
7 
Di Y., Shi L., Wu K., Xue C. J., 2016, Exploiting Process Variation for Retention Induced Refresh Minimization on Flash Memory, in Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE)Google Search
8 
Dong G., Xie N., Zhang T., Feb 2011, On the Use of Soft-Decision Error-Correction Codes in NAND Flash Memory, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 58, No. 2DOI
9 
Tanakamaru S., Yanagihara Y., Takeuchi K., Nov 2013, Error-Prediction LDPC and Error-Recovery Schemes for Highly Reliable Solid-State Drives (SSDs), IEEE Journal of Solid-State Circuits, Vol. 48, No. 11DOI
10 
Johnson S. J., , Introducing Low-Density Parity-Check Codes, May 2010 [Online]. Available: http://researchgate.net/publication/228977165_Introducing_Low-Density_Parity-Check_CodesGoogle Search
11 
Park H., Kim J., Choi J., Lee D., Noh S. H., 2015, Incremental Redundancy to Reduce Data Retention Errors in Flash-based SSDs, in Proc. Mass Storage Systems and Technologies (MSST), 2015 31st Symposium onDOI
12 
Suh K.-D., Suh B.-H., Lim Y.-H., Kim J.-K., Choi Y.-J., Koh Y.-N., Lee S.-S., Kwon S.-C., Choi B.-S., Yum J.-S., Choi J.-H., Kim J.-R, Lim H.-K., Nov 1995, A 3.3 V 32 Mb NAND Flash memory with Incremental Step Pulse Programming Scheme, IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, pp. 1149-1156DOI
13 
Park K.-T., Song Y., Kang M., Lee S., Lim Y.-H., Suh K.-D., Chung C., Oct 2010, Dynamic Vpass Controlled Program Scheme and Optimized Erase Vth Control for High Program Inhibition in MLC NAND Flash Memories, IEEE Journal of Solid-State Circuits, Vol. 45, No. 10DOI
14 
Samsung Electronics , Feb. 2007, Datasheet: K9XXG08UXM (Preliminary-Flash Memory), [Online] Available:http://downloadsqi-hardwarecom/hardware/datasheets/qi_lb60/U9~K9GAG08U0M~~2GB-FINAL_NAND-NOT_ON_SOME_PROTOTYPES~~pdfGoogle Search
15 
Toshiba Electronics , Aug. 2012, TC58NVG0S3HTA00 Data sheet/English, [Online] Available: https://toshibasemicon-storagecom/info/docget jsp?did=12571&prodName=TC58NVG0S3HTA00Google Search
16 
SK Hynix, Dec. 2009, 32GB NAND Flash H27UBG8T2A Data sheet (Rev 0.6), [Online] Available: http://datasheetiiiccc/datasheets-0/sk_ hynix/H27UBG8T2ATR-BCpdfGoogle Search
17 
Micron , May. 2008, NAND Flash memory (MT29F16G08X, MT29F32G08X, MT29F64G08X) Features (Rev. D), [Online] Available: http://www datasheetspdfcom/datasheet/downloadphp?id=720595Google Search
18 
Zhang M., Wu F., He X., Huang P., Wang S., Xie and C., 2016, REAL: A retention Error Aware LDPC Decoding Scheme to Improve NAND Flash Read Performance, in Proc. Mass Storage Systems and Technologies (MSST), 2016 32nd Symposium onDOI
19 
Radford Neal , Feb. 2012, Software for Low Density Parity Check Codes, [Online] Available: http://wwwcsutorontoca/~radford/ftp/LDPC-2012 -02-11/indexhtmlGoogle Search
20 
Gupta A., Kim Y., Urgaonkar B., Mar 2009, DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings, in Proc. 14th International Conference on Architectural Support for Programming Languages and Operating System, ASPLOS 2009sDOI
21 
Lee D., Shin M., Choi W., Roh H., Park S., Jan 2018, MV-FTL: An FTL That Provides Page-Level Multi-Version Management, IEEE Transaction on Knowledge on Data Engineering, Vol. 30, No. 1DOI
22 
Xu M., Tan C., 2003, Extended Arrhenius Law of Time-to-breakdown of Ultrathin Gate Oxides, Applied Physics Letters, Vol. 82DOI
23 
Myung S., Yang K., Kim J., Aug 2005, Quasi-cyclic LDPC codes for fast encoding, IEEE Transactions on Information Theory, Vol. 51, No. 8DOI
24 
Zhang L., Huang Q., Lin S., Ghaffar K. A., Blake I. F., Nov 2010, Quasi-cyclic LDPC codes : an algebraic construction, rank analysis, and codes on Latin squares, IEEE Transactions on Communications, Vol. 58, No. 11DOI
25 
Du Y., Zou D., Li Q., Shi L., Jin H., Xue C. J., 2017, LaLDPC: Latency-aware LDPC for Read Performance Improvement of Solid-State Drives, in Proc. 33rd International Conference on Massive Storage Systems and Technology (MSST 2017)Google Search