Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2019-08 (Vol.19 No.04)
  4. 10.5573/JSTS.2019.19.4.364
XML PDF INFO REF

REFERENCES

1 
Buchwald A., Apr 2016, High-speed time interleaved ADCs, IEEE Commun. Mag., Vol. 54, No. 4, pp. 71-77Google Search
2 
Waltari M., Halonen K.A.I., Jan 2001, 1-V 9-bit pipelined switched-opamp ADC, IEEE J. Solid-State Circuits, Vol. 36, No. 1, pp. 129-134DOI
3 
Kim H. C., Jeong D. K., Kim W., Apr 2006, A partially switched-opamp technique for high-speed low-power pipelined analog-to-digital converters, IEEE Trans. Circuits Sys. I, Reg. Papers, Vol. 53, No. 4, pp. 795-801DOI
4 
Kim Y. J., Choi H. C., Ahn G. C., Lee S. H., Mar 2010, A 12 bit 50 MS/s CMOS Nyquist A/D Converter with a fully differential class-AB switched op-amp, IEEE J. Solid-State Circuits, Vol. 45, No. 3, pp. 620-628DOI
5 
Chang D. Y., Nov 2004, Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier, IEEE Trans. Circuits and Syst. I, Reg. Papers, Vol. 51, No. 11, pp. 2123-2132DOI
6 
Choi H. C., Kim Y. J., Ahn G. C., Lee S. H., May 2009, A 1.2-V 12-b 120-MS/s SHA-free dual-channel Nyquist ADC based on midcode calibration, IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 56, No. 5, pp. 894-901DOI
7 
Huang P., Hsien S., Lu V., Wan P., Lee S. C., Liu W., Chen B. W., Lee Y. P., Chen W. T., Yang T. Y., Ma G. K., Chiu Y., Aug 2011, SHA-less pipelined ADC with In Situ background clock-skew calibration, IEEE J. Solid-State Circuits, Vol. 46, No. 8, pp. 1893-1903DOI
8 
Oh G. G., Lee C. K., Ryu S. T., Jan 2014, A 10-Bit 40-MS/s pipelined ADC with a wide range operating temperature for WAVE applications, IEEE Trans. Circuits and Syst. II, Exp. Briefs, Vol. 61, No. 1, pp. 6-10DOI
9 
Cho J. K., Jun 2017, A 2.24-mW, 61.8-dB SNDR, 20-MS/s Pipelined ADC With Charge-Pump-Based Dynamic Biasing for Power Reduction in Op Amp Sharing, IEEE Trans. Circuits and Syst. I, Reg. Papers, Vol. 64, No. 6, pp. 1368-1379DOI
10 
Min B. M., Kim P., Bowman F. W., Boisvert D. M., Aude A. J., Dec 2003, A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC, IEEE J. Solid-State Circuits, Vol. 38, No. 12, pp. 2031-2039DOI
11 
Kim M. G., Hanumolu P. K., Moon U. K., Sep 2003, A 10 MS/s 11-bit 0.19 $mm^2$ algorithmic ADC with improved clocking scheme, IEEE J. Solid-State Circuits, Vol. 44, No. 9, pp. 2348-2355DOI
12 
Lee B. G., Min B. M., Manganaro G., Valvano J. W., Dec 2008, A 14-b 100-MS/s pipelined ADC with a merged SHA and first MDAC, IEEE J. Solid-State Circuits, Vol. 43, No. 12, pp. 2613-2619DOI
13 
Lee B. G., M Tsang R., Mar 2009, A 10-b 50 MS/s pipelined ADC with capacitor-sharing and variable-$g_m$ opamp, IEEE J. Solid-State Circuits, Vol. 44, No. 3, pp. 883-890DOI
14 
Ryu S. T., Song B. S., Bacrania K., Mar 2007, A 10-bit 50-MS/s pipelined ADC with opamp current reuse, IEEE J. Solid-State Circuits, Vol. 42, No. 3, pp. 475-485DOI
15 
Kuo C. H., Kuo T. H., Wen K. L., Mar 2010, Bias-and-input interchanging technique for cyclic/pipelined ADCs with opamp sharing, IEEE Trans. Circuits and Syst. II, Exp. Briefs, Vol. 57, No. 3, pp. 168-172DOI
16 
Lee K. H., Kim K. S., Lee S. H., Sep 2011, A 12b 50 MS/s 21.6 mW 0.18 μm CMOS ADC maximally sharing capacitors and op-amps, IEEE Trans. Circuits and Syst. I, Reg. Papers, Vol. 58, No. 9, pp. 2127-2136DOI
17 
Wang Z., Wang M., Gu W., Chen C., Ye F., Ren J., Nov 2013, A high-linearity pipelined ADC with opamp split-sharing in a combined front-end of S/H and MDAC1, IEEE Trans. Circuits and Syst. I, Reg. Papers, Vol. 60, No. 11, pp. 2834-2844DOI
18 
Cline D. W., Gray P. R., Mar 1996, A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOS, IEEE J. Solid-State Circuits, Vol. 31, No. 3, pp. 294-303DOI
19 
Eschauzier R. G. H., Kerklaan L. P. T., Huijsing J. H., Aug 2002, A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure, IEEE J. Solid-State Circuits, Vol. 27, No. 12, pp. 1709-1717DOI
20 
Cannizzaro S. O., Grasso A. D., Mita R., Palumbo G., Pennisi S., May 2007, Design procedures for three-stage CMOS OTAs with nested-Miller compensation, IEEE Trans. Circuits and Syst. I Reg. Papers, Vol. 54, No. 5, pp. 933-940DOI