Mobile QR Code QR CODE


Koo Yong-Seo, Lee Kwang-Yeob, Kim Kui-Dong, Kwon Jong-ki, 2009, Design of SCR-based ESD Protection Device for Power Clamp using Deep-Submicron CMOS Technology, Micronics Journal, Vol. 40Google Search
Ker M. D., Yen C. C., 2008, Investigation and Design of on-chip Power-Rail ESD Clamp Circuits without Suffering Latch up-Like Failure during System-Level ESD Test, IEEE J. Solid-State Circuits, Vol. 43DOI
Koo Yong-Seo, Lee Kwang-Yeob, Kim Kui-Dong, Kwon Jong-Ki, 2008, The design of high holding voltage SCR for whole-chip ESD protection, IEICE Electron. Express, Vol. 5DOI
Wang AZ, H., 2001, An On-Chip ESD Protection Circuit with Low Trigger Voltage in BiCMOS Technology, IEEE J. Solid-State Circuits, Vol. 36DOI
Semenov Oleg, Sarbishaei Hossein, Sachdev Manoj, 2008, ESD Protection Device and Circuit Design for Advanced CMOS Technologies, (Springer. Waterloo. 2008) 53.Google Search
Barth Jon E., Verhaege Koen, Henry Leo G., Richner John, 2001, TLP Calibration, Correlation, Standards, and New Techniques, IEEE Trans. on Electronics Packaging Manufacturing, Vol. 24DOI
Ground E., Hernandez M., 2007, Obtaining TLP-like Information from an HBM Simulator, 29th Electrical Overstress/Electrostatic Discharge Symp, 2A.3-1DOI
Ground Evan, Hernandez Marcos, 2007, Obtaining TLP-like information from an HBM simulator, Proc. 29th EOS/ESD Symposium, 2A.3-1DOI
Photiwara Wannita, Silapunt Rardchawadee, 2014, Analysis of Electrostatic Discharges Events in TMR and HGA Levels, TENCON 2014 – 2014 IEEE Region 10 ConferenceDOI