Mobile QR Code QR CODE

“JSTS has been indexed and abstracted in the SCIE (Science Citation Index Expanded) since Volume 9, Issue 1 in 2009. Furthermore, it continues to maintain its listing in the SCOPUS database and is recognized as a regular journal by the Korea Research Foundation.

※ The user interface design of www.jsts.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. JSTS 2024-12(Vol.24 No.06)
PDF INFO
Title A 99.93% Peak Current Efficiency Digital-LDO using Single VCO With Dual Frequency Gain Control
Authors (Gwangmyeong An) ; (Seungmyeong Yu) ; (Jongchan An) ; (Junyoung Song)
DOI https://doi.org/10.5573/JSTS.2024.24.6.578
Page pp.578-582
ISSN 1598-1657
Keywords Digital low-dropout voltage regulator (DLDO); automatic frequency control; single voltage-controlled oscillator (VCO)
Abstract The proposed digital low-dropout voltage regulator (DLDO) automatically controls clock frequency based on the difference between the reference and feedback voltage. Enabling adaptive frequency regulation during voltage ringing events, and thus assisting rapid transient response. Unlike prior approaches utilizing two voltage-controlled oscillators (VCOs) to generate frequencies for controlling pass gates, this work employs a single VCO, reducing the need for VCO control voltage pins. The proposed DLDO regulates the output at 1 V from a 1.2 V supply and has been implemented based on a 65 nm CMOS process. The transient time is 782 ns, a power efficiency of 99.93%, and the FOM is 15 fs.