Mobile QR Code QR CODE

The Journal of Semiconductor Technology and Science (JSTS) is an international, peer-reviewed, and open-access journal that is published bimonthly.
- Scope: semiconductor processes, devices, circuits, and MEMS.
- Editor-in-Chief: Prof. Woo Young Choi (ECE, Seoul National University)
- Indexed within Science Citation Index Expanded (SCIE), SCOPUS, Korea Citation Index (KCI), and other databases.

Journal Search

  1. Home
  2. Archive
  3. 2026-08 (Vol.26 No.04)
  4. 10.5573/JSTS.2026.26.4.265
XML PDF INFO REF

REFERENCES

1 
Y. Jin, Y. Zhang, and L. Hu, et al., “A sub-1 V picowatt voltage reference with improved PSRR and line sensitivity for wearable biomedical applications”, Analog Integrated Circuits and Signal Processing, vol. 118, pp. 231-238, 2024.DOI
2 
Y. Osaki, T. Hirose, N. Kuroki, and M. Numa, “1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs”, IEEE Journal of Solid-State Circuits, vol. 48, no. 6, pp. 1530-1538, 2013.DOI
3 
O. E. Mattia, H. Klimach, and S. Bampi, “Resistorless BJT bias and curvature compensation circuit at 3.4 nW for CMOS bandgap voltage references”, Electronics Letters, vol. 50, no. 12, pp. 863-864, 2014.DOI
4 
Z.-K. Zhou, X.-C. Ou, Y. Shi, P.-S. Zhu, Y.-Q. Ma, S. Qiu, X. Ming, and B. Zhang, “A 3.2 ppm/$^\circ$C curvature-compensated bandgap reference with wide supply voltage range”, Microelectronics Journal, vol. 43, no. 11, pp. 863-868, 2012.DOI
5 
Z. Zhu, J. Hu, and Y. Wang, “A 0.45 V, nano-watt 0.033% line sensitivity MOSFET-only sub-threshold voltage reference with no amplifiers”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 9, pp. 1370-1380, 2016.DOI
6 
C.-B. Park, K.-C. An, and S.-I. Lim, “A sub-1 V full CMOS bandgap voltage reference with a body bias”, Journal of Semiconductor Technology and Science, vol. 17, no. 5, pp. 734-738, 2017.DOI
7 
M. Rashtian, “MOS only nano-watt sub-bandgap voltage reference”, Analog Integrated Circuits and Signal Processing, vol. 114, pp. 371-377, 2023.DOI
8 
M. Seok, G. Kim, D. Blaauw, and D. Sylvester, “A portable 2-transistor picowatt temperature-compensated voltage reference operating at 0.5 V”, IEEE Journal of Solid-State Circuits, vol. 47, no. 10, pp. 2534-2545, 2012.DOI
9 
O. E. Mattia, H. Klimach, and S. Bampi, “Sub-1 V supply 5 nW 11 ppm/$^\circ$C resistorless sub-bandgap voltage reference”, Analog Integrated Circuits and Signal Processing, vol. 85, pp. 17-25, 2015.DOI
10 
C. Sawigun, X. Yang, and C. M. Lopez, “Ultra-low-power voltage references: Exploring picowatt-level design using CMOS and hybrid architectures”, IEEE Solid-State Circuits Magazine, vol. 15, no. 4, pp. 50-57, 2023.DOI
11 
I. Bhattacharjee, and G. Chowdary, “A 0.3 nW, 0.093%/V line sensitivity, temperature compensated bulk-programmable voltage reference for wireless sensor nodes”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 9, pp. 1281-1293, 2022.DOI
12 
C. Huang, C. Zhan, L. He, L. Wang, and Y. Nan, “A 0.6-V minimum-supply, 23.5 ppm/$^\circ$C subthreshold CMOS voltage reference with 0.45% variation coefficient”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 10, pp. 1290-1294, 2018.DOI
13 
Y. Liu, C. Zhan, and L. Wang, “An ultralow power subthreshold CMOS voltage reference without requiring resistors or BJTs”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 1, pp. 201-205, 2018.DOI
14 
A. Prasannakumar, N. T. Abraham, and K. Dhanaraj, “MOSFETs-only sub-1-V voltage references for ultra-low-power applications”, Analog Integrated Circuits and Signal Processing, vol. 103, pp. 355-365, 2020.DOI
15 
L. H. C. Ferreira, T. C. Pimenta, and R. L. Moreno, “A CMOS threshold voltage reference source for very-low-voltage applications”, Microelectronics Journal, vol. 39, no. 12, pp. 1867-1873, 2008.DOI
16 
J. Wang, X. Sun, and L. Cheng, “A picowatt CMOS voltage reference operating at 0.5-V power supply with process and temperature compensation for low-power IoT systems”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 4, pp. 1336-1340, 2023.DOI
17 
K. Yu, Y. Zhou, S. Li, and M. Huang, “A 23-pW NMOS-only voltage reference with optimum body selection for process compensation”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 11, pp. 4213-4217, 2022.DOI
18 
M. Chahardori, M. Atarodi, and M. Sharifkhani, “A sub 1 V high PSRR CMOS bandgap voltage reference”, Microelectronics Journal, vol. 42, no. 9, pp. 1057-1065, 2011.DOI
19 
L. Liu, Y. Song, J. Mu, W. Guo, Z. Zhu, and Y. Yang, “A high accuracy CMOS subthreshold voltage reference with offset cancellation and thermal compensation”, Microelectronics Journal, vol. 60, pp. 102-108, 2017.DOI
20 
Z. Luo, Y. Lu, M. Huang, J. Jiang, S.-W. Sin, S.-P. U, and R. P. Martins, “A sub-1 V 78-nA bandgap reference with curvature compensation”, Microelectronics Journal, vol. 63, pp. 35-40, 2017.DOI
21 
Y. Zhang, J. Cai, and X. Li, et al., “A picowatt, 3.88 ppm/$^\circ$C, 0.011%/V subthreshold CMOS voltage reference biased by GSCC current source”, Analog Integrated Circuits and Signal Processing, vol. 112, pp. 1-11, 2022.DOI
22 
H. Abbasizadeh, S.-H. Cho, S.-S. Yoo, and K.-Y. Lee, “Accurate sub-1 V CMOS bandgap voltage reference with PSRR of $-118\text{ dB}$”, Journal of Semiconductor Technology and Science, vol. 16, no. 4, pp. 528-533, 2016.DOI
23 
M. Rashtian, “Ultra-low line sensitivity and high PSRR sub-threshold CMOS voltage reference”, The Journal of Engineering, vol. 2023, p. e12260, 2023.DOI
24 
Y. Tsividis, and C. McAndrew, Operation and Modeling of the MOS Transistor. Oxford, U.K.: Oxford University Press, 2011.Google Search
25 
Y. Zeng, Y. Huang, Y. Luo, and H.-Z. Tan, “An ultra-low-power CMOS voltage reference generator based on body bias technique”, Microelectronics Journal, vol. 44, no. 12, pp. 1145-1153, 2013.DOI